Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the $1^{\text {st }}$ day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS
Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

## ML620Q131/2/3/4/5/6

16-bit micro controller

## GENERAL DESCRIPTION

This LSI is a high performance CMOS 16-bit microcontroller equipped with an 16-bit CPU nX-U16/100 and integrated with rich peripheral functions such as the timer, PWM, comparator, voltage level supervisor, UART, I2C, and successive approximation type A/D converter.
The CPU nX-U16/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipeline architecture parallel processing. It has the data flash memory area which can be written by software.
In addition, the on-chip debug function that is installed enables software debugging and programming.

## FEATURES

- CPU
- 16-bit RISC CPU (CPU name: nX-U16/100)
- Instruction system: 16-bit length instruction
- Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
- On-chip debug function built in
- Minimum instruction execution time $30.5 \mu \mathrm{~s}$ (at 32.768 KHz system clock) $0.063 \mu \mathrm{~s}$ (at 16 MHz system clock)
- Internal memory
- Flash memory (program area) Rewrite count 100 cycles ML620Q131: 8 Kbyte (4K x 16 bits) ML620Q132: 16 Kbyte (8K x 16 bits) ML620Q133: 24 Kbyte (12K x 16 bits)
ML620Q134: 8 Kbyte (4K x 16 bits) ML620Q135: 16 Kbyte (8K x 16 bits) ML620Q136: 24 Kbyte (12K x 16 bits)
- Flash memory (data area) Rewrite count 10,000 cycles 2 Kbyte (1K x 16 bits)
- SRAM 2 Kbyte (2K x 8 bits)
- Interrupt controller
- Non-maskable interrupt source: 2 (Internal sources: BACK-UP CLOCK, WDT)
- Maskable interrupt sources: 30 (Internal sources: 25, External sources: 5)
- Four interrupt levels and masking function
- Time base counter
- Low-speed time base counter $\times 1$ channel
- Watchdog timer
- Non-maskable interrupt and reset
(The first overflow generates an interrupt, and the second overflow generates a reset)
- Free running
- Overflow period: 4 types selectable ( $125 \mathrm{~ms}, 500 \mathrm{~ms}, 2 \mathrm{~s}$, and 8 s at 32.768 kHz )
- Timers
- 8 bits x 10 ch (16-bit configuration available)
- Continuous timer mode/one-shot timer mode
- Timer start/stop function by software/external trigger input
- PWM
- Resolution 16 bits x 1 ch
- Continuous PWM mode/one-shot PWM mode
- PWM start/stop function by software/external trigger input
- Synchronous serial port
- Master/slave selectable
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable
- Operation in the SPI mode 0/3
- Overflow detection function
- UART
- Full-duplex communication x 1 ch
- Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
- Positive logic/negative logic selectable
- Internal baud rate generator
- $\mathrm{I}^{2} \mathrm{C}$ bus interface
- Master x 1ch Standard mode ( $100 \mathrm{kbit} / \mathrm{s}$ ) and fast mode ( $400 \mathrm{kbit} / \mathrm{s}$ ) are supported
- Slave x 1ch Standard mode ( $100 \mathrm{kbit} / \mathrm{s}$ ) and fast mode ( $400 \mathrm{kbit} / \mathrm{s}$ ) are supported
- Successive approximation type A/D converter
- 10-bit A/D converter
- ML620Q131/ ML620Q132/ ML620Q133 : Input 6 ch
- ML620Q134/ ML620Q135/ML620Q136 : Input 8 ch
- Analog Comparator
- Operation voltage range: VDD = 1.8 to 5.5 V
- Hysteresis width (only comparator 0): 20 mV (Typ.)
- Interrupts allow edge selection and sampling selection
- DUTY measurement circuit
- DUTY ratio measurement by inputting PWM signals with frequencies from 2 KHz to 64 KHz
- DUTY measurement interrupt: 4 types selectable ( $64 \mu \mathrm{~s}, 0.51 \mathrm{~ms}, 1.09 \mathrm{~ms}, 2.18 \mathrm{~ms}$ )
- General-purpose ports ïncluding secondary functions)
- Input-only port

1 ch (including secondary functions, also used by the on-chip debug pin)

- I/O port

ML620Q131/ML620Q132/ML620Q133: 10 ch (including secondary functions)
ML620Q134/ML620Q135/ML620Q136: 14 ch (including secondary functions)

- Reset
- RESET_N pin reset
- Reset by power-on detection
- Reset by the watchdog timer (WDT) overflow
- Reset by RAM parity error (enable/disable can be selected)
- Reset by voltage level detection 0 (VLS0) (enable/disable can be selected)
- Reset by voltage level detection 1 (VLS1) (enable/disable can be selected)
- Reset by prohibition program address change
- Voltage level detect function
- 2 ch
- Threshold voltage: 12 values selectable
- Interrupt generation or reset generation can be selected
- Clock
- Low-speed clock Internal low-speed RC oscillation ( 32.768 KHz )
- High-speed clock PLL oscillation @ internal high-speed RC oscillation (32 MHz*1) High-speed crystal oscillation ( 4 MHz ) PLL oscillation @ high-speed crystal oscillation (32 MHz*1*2)
- Selection of high-speed clock mode by software PLL oscillation @ internal high-speed RC oscillation mode ( 16 MHz ) High-speed crystal oscillation mode ( 4 MHz ) PLL oscillation @ high-speed crystal oscillation mode (16 MHz)
${ }^{* 1}$ ) 32 MHz can be used only as the PWMC clock.
The maximum frequency of the system clock is 16 MHz .
*2) To use the high-speed crystal oscillation and PLL oscillation @ high-speed crystal oscillation, be sure to connect the high-speed crystal ( 4 MHz ).
- Power management
- HALT mode: Suspends the instruction execution by CPU (peripheral circuits are in operating states)
- STOP mode: Stops the low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of high-speed system clock can be changed by software (1/1, $1 / 2,1 / 4,1 / 8$, or $1 / 16$ of the oscillation clock)
- Block Control Function: Powers down (reset registers and stop clock supply) the circuits of unused function blocks
- Shipment
- 16-pin plastic SSOP

ML620Q131-xxxMB
ML620Q132-xxxMB
ML620Q133-xxxMB
xxx: ROM code number

- 16-pin WQFN

ML620Q131-xxxGD
ML620Q132-xxxGD
ML620Q133-xxxGD
xxx: ROM code number

- 20-pin plastic TSSOP

ML620Q134-xxxTD
ML620Q135-xxxTD
ML620Q136-xxxTD
(Works: ML620Q131-NNNMB)
(Works: ML620Q132-NNNMB)
(Works: ML620Q133-NNNMB)
xxx: ROM code number
(Works: ML620Q131-NNNGD)
(Works: ML620Q132-NNNGD)
(Works: ML620Q133-NNNGD)

- Guaranteed operating range
- Operating temperature: -40 to $105^{\circ} \mathrm{C}$
- Operating voltage: VDD $=1.6$ to 5.5 V

The difference of ML620Q130 series is shown below.

| Feature | ML620Q131 | ML620Q132 | ML620Q133 | ML620Q134 | ML620Q135 | ML620Q136 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shipment | 16-pin SSOP/ 16-pin WQFN |  |  | 20-pin TSSOP |  |  |
| FLASH capacity (Program area) | 8 KB | 16 KB | 24 KB | 8 KB | 16 KB | 24 KB |
| Number of input channels for successive approximation type A/D converter | 6 ch |  |  | 8 ch |  |  |
| Number of input-only ports | (also used by the on-chip debug pin) |  |  | (also used by the on-chip debug pin) |  |  |
| Number of I/O ports | 10 |  |  | 14 |  |  |

## BLOCK DIAGRAM

## ML620Q131/ML620Q132/ML620Q133 Block Diagram

"*" indicates the secondary, tertiary or quarternary function.


Figure 1-1 ML620Q131/ML620Q132/ML620Q133 Block Diagram

## ML620Q134/ML620Q135/ML620Q136 Block Diagram

"*" indicates the secondary, tertiary or quarternary function.


Figure 1-2 ML620Q134/ML620Q135/ML620Q136 Block Diagram

## PIN CONFIGURATION

Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin SSOP Package


Figure 2 Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin SSOP Package

Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin WQFN Package


Figure 3 Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin WQFN Package

Pin Layout of ML620Q134/ML620Q135/ML620Q136 20pin TSSOP Package


Figure 4 Pin Layout of ML620Q134/ML620Q135/ML620Q136 20pin TSSOP Package

## PIN LIST

Table 1 Pin List

|  | PAD |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  | Quartic function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { (16pin } \\ & \text { SSOP) } \end{aligned}$ | (16pin WQFN) | $\begin{gathered} (20 \mathrm{pin} \\ \text { TSSOP }) \end{gathered}$ | Pin name | 1/0 | Feature | Pin name | 1/0 | Feature | Pin name | 1/0 | Feature | Pin name | I/O | Feature |
| 14 | 12 | 18 | $V_{D D}$ | 1/O | Positive power supply pin input/output | - | - | - | - | - | - | - | - | - |
| 12 | 10 | 16 | $V_{\text {DDL }}$ | I/O | Power supply pin for internal logic (Internal generation) | - | - | - | - | - | - | - | - | - |
| 13 | 11 | 17 | $\mathrm{V}_{\text {ss }}$ | I/O | Negative power supply pin input/output | - | - | - | - | - | - | - | - | - |
| 5 | 3 | 7 | RESET_N | 1 | Reset input pin | - | - | - | - | - | - | - | - | - |
| 6 | 4 | 8 | TEST1_N | 1 | Input pin for testing | - | - | - | - | - | - | - | - | - |
| 16 | 13 | 20 | PAO/ <br> LEDO/ <br> EXIO/ <br> AINO/ <br> RXD1 | I/O | I/O port/ <br> LED drive <br> External interrupt <br> $0 /$ <br> AD input $0 /$ <br> UART1 <br> reception | PWMC | 0 | PWMC output | OUTCLK | 0 | High-spe <br> ed <br> clock <br> output | SDA | I/O | $I^{2} \mathrm{C}$ <br> data <br> I/O |
| 9 | 8 | 11 | PA1/ <br> EXI1/ <br> AIN1/ <br> CMP1P | 1/O | I/O port/ External interrupt 1/ <br> AD input $1 /$ Comparator 1 Non-inverting input | - | - | - | LSCLK | 0 | Low-spe <br> ed <br> clock <br> output | SOUTO | 0 | ssio <br> data output |
| 7 | 6 | 9 | $\begin{aligned} & \text { PA2/ } \\ & \text { EX12/ } \\ & \text { TESTO } \end{aligned}$ | 1 | input port/ <br> External interrupt <br> 21 <br> Input pin for testing | - | - | - | - | - | - | - | - | - |
| - | - | 5 | PA3/ AIN6 | I/O | I/O port/ <br> AD input 6 | - | - | - | SDA | I/O | $1^{2} \mathrm{C}$ data I/O | - | - | - |
| - | - | 15 | $\begin{aligned} & \hline \text { PA4/ } \\ & \text { AIN7 } \\ & \hline \end{aligned}$ | I/O | I/O port/ <br> AD input 7 | SINO | 1 | $\begin{gathered} \text { SSIO } \\ \text { data input } \end{gathered}$ | - | - | - | - | - | - |
| - | - | 6 | PA5 | I/O | I/O port | SCKO | I/O | $\begin{gathered} \text { SSIO } \\ \text { clock I/O } \end{gathered}$ | SCL | I/O | $I^{2} \mathrm{C}$ clock I/O | - | - | - |
| - | - | 14 | PA6 | I/O | I/O port | SOUTO | O | SSIO <br> data output | - | - | - | - | - | - |
| 3 | 1 | 3 | PBo/ <br> EXI4/ <br> AIN2/ <br> RXDO/ <br> DUTI | I/O | I/O port/ External interrupt 4/ <br> AD input $2 /$ UARTO reception/ DUTY measurement | PWMC | 0 | PWMC output | SCL | I/O | $I^{2} \mathrm{C}$ <br> clock <br> I/O | $\begin{aligned} & \text { CMP1 } \\ & \text { OUT } \end{aligned}$ | 0 | CMP1 output |
| 4 | 2 | 4 | $\begin{aligned} & \text { PB1/ } \\ & \text { EXI5/ } \\ & \text { AIN3 } \end{aligned}$ | I/O | I/O port/ External interrupt 5/ <br> AD input 3 | TXD1 | 0 | UART1 transmission | TXDO | 0 | UARTO transmis sion | $\begin{aligned} & \text { CMPO } \\ & \text { OUT } \end{aligned}$ | 0 | CMPO output |
| 1 | 16 | 1 | PB2 | 1/0 | I/O port | osco | 1 | High-speed oscillation | - | - | - | CMPOPOUT | 0 | CMPOP output |
| 2 | 15 | 2 | PB3 | I/O | I/O port | OSC1 | O | High-speed oscillation | - | - | - | CMPONOUT | 0 | CMPON output |


|  |  |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  | Quartic function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (16 \mathrm{pin} \\ & \text { SSOP) } \end{aligned}$ | $\begin{gathered} (16 \mathrm{pin} \\ \text { WQFN }) \end{gathered}$ | $\begin{gathered} \text { (20pin } \\ \text { TSSOP) } \end{gathered}$ | Pin name | I/O | Feature | Pin name | I/O | Feature | Pin name | 1/0 | Feature | Pin name | I/O | Feature |
| 10 | 7 | 12 | $\begin{aligned} & \text { PB4/ } \\ & \text { CMPOP } \end{aligned}$ | I/O | I/O port/ <br> Comparator 0 <br> Non-inverting input | TXD1 | 0 | UART1 transmission | TXDO | 0 | UARTO transmis sion | SINO | 1 | $\begin{gathered} \text { SSIO } \\ \text { data input } \end{gathered}$ |
| 11 | 9 | 13 | PB5/ RXDO/ CMPOM | I/O | I/O port/ UARTO reception/ Comparator 0 Inverting input | OUTCLK | O | High-speed <br> clock <br> output | TMJ OUT | 0 | Timer J output | SCKO | I/O | $\begin{gathered} \text { SSIO } \\ \text { clock I/O } \end{gathered}$ |
| 8 | 5 | 10 | PB6/ <br> AIN4/ <br> RXD1 | I/O | I/O port/ <br> AD input 4/ <br> UART1 <br> reception | LSCLK | 0 | Low-speed <br> clock <br> output | TMF OUT | 0 | Timer F output | SDA | 1/0 | $1^{2} \mathrm{C}$ <br> data <br> I/O |
| 15 | 14 | 19 | PB7/ <br> LED1/ <br> AIN5/ <br> DUTI | I/O | I/O port/ <br> LED drive <br> AD input $5 /$ <br> DUTY <br> measurement | TXD1 | 0 | UART1 transmission | SCL | 1/O | $I^{2} C$ <br> clock <br> I/O | PWMC | O | PWMC output |

## PIN DESCRIPTION

Table 2 Pin Description (1/4)

| Pin name | I/O | Description | Primary/ Secondary/ Tertiary/ Quartic | Logic |
| :---: | :---: | :---: | :---: | :---: |
| System |  |  |  |  |
| RESET_N | 1 | Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. <br> The RESET $N$ pin does not have an internal pull-up resistor. | - | Negative |
| OSC0 | 1 | Crystal connection pin for the high-speed clock. | Secondary | - |
| OSC1 | 0 | A crystal oscillator is connected to this pin (4 MHz max.), and capacitors $\mathrm{C}_{\mathrm{DH}}$ and $\mathrm{C}_{\mathrm{GH}}$ (see measurement circuit 1) are connected between this pin and $\mathrm{V}_{\text {Ss }}$. This pin is used as the secondary function of the PB2 and PB3 pins. | Secondary | - |
| LSCLK | 0 | Low-speed clock output. This pin is used as the tertiary function of the PA1 pin or the secondary function of the PB6 pin. | Secondary/ Tertiary | - |
| OUTCLK | O | High-speed clock output pin. This pin is used as the tertiary function of the PA0 pin or the secondary function of the PB5 pin. | Tertiary | - |
| General-purpose input port |  |  |  |  |
| PA2 | 1 | General-purpose input port. | - | Positive |
| General-purpose input/output port |  |  |  |  |
| PA0 to PA1 PBO~PB7 | I/O | General-purpose input/output port. <br> This cannot be used as the general input/output port when used as the secondary to quartic functions. | - | Positive |
| PA3 to PA6 | I/O | General-purpose input/output port. <br> This cannot be used as the general input/output port when used as the secondary to quartic functions. <br> Not available in ML620Q131/ML620Q132/ML620Q133. | - | Positive |
| Serial (UART) |  |  |  |  |
| TXD0 | O | UART0 transmit pin. This pin is used as the tertiary function of the PB1 and PB4 pins. | Tertiary | Positive |
| TXD1 | 0 | UART1 transmit pin. This pin is used as the secondary function of the PB1, PB4, and PB7 pins. | Secondary | Positive |
| RXD0 | I | UARTO receive pin. This pin is used as the primary function of the PBO and PB5 pins. | Primary | Positive |
| RXD1 | 1 | UART1 receive pin. This pin is used as the primary function of the PA0 and PB6 pins. | Primary | Positive |
| $I^{2} \mathrm{C}$ Bus Interface |  |  |  |  |
| SDA | I/O | NMOS open drain pin for $I^{2} C$ data input/output. <br> This pin is used as the quartic function of the PAO pin, the tertiary function of the PA3 pin, or the quartic function of the PB6 pin. A pull-up resistor is connected externally. | Tertiaryl Quartic | Positive |
| SCL | I/O | NMOS open drain pin for $I^{2} \mathrm{C}$ clock input/output. <br> This pin is used as the tertiary function of the PA5 pin, the tertiary function of the PB0 pin, or the tertiary function of the PB7 pin. A pull-up resistor is connected externally. | Tertiary | Positive |

Table 2 Pin Description (2/4)

| Pin name | I/O | Description | Primary/ <br> Secondary/ <br> Tertiary/ <br> Quartic | Logic |
| :---: | :---: | :---: | :---: | :---: |
| Synchronous serial (SSIO) |  |  |  |  |
| SIN | 1 | Synchronous serial data input pin. <br> This pin is used as the secondary function of the PA4 pin or the quartic function of the PB4 pin. | Secondary/ Quartic | Positive |
| SCKO | I/O | High-speed clock input pin. <br> This pin is used as the secondary function of the PA5 pin or the quartic function of the PB5 pin. | Secondaryl <br> Quartic | - |
| SOUTO | 0 | High-speed clock output pin. <br> This pin is used as the quartic function of the PA1 pin or the secondary function of the PA6 pin. | Secondaryl <br> Quartic | Positive |
| PWM |  |  |  |  |
| PWMC | O | PWMC output pin. <br> This pin is used as the secondary function of the PAO and PBO pins or the quartic function of the PB7 pin. | Secondary/ Quartic | Positive/ negative |
| External interrupt |  |  |  |  |
| EXIO to 2 | I | External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PA0 to PA2 pins. | Primary | Positive/ negative |
| EXI4,5 | I | External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PB0 and PB1 pins. | Primary | Positive/ negative |
| Timer |  |  |  |  |
| TnTG | 1 | External trigger input pin of the timer 0, timer 1, timer E, timer F, timer G, timer H , timer I , timer J, timer K, or timer L. <br> This pin is used as the primary function of the PA0 to PA2 and PB0 to PB7 pins. | Primary | - |
| TMJOUT | 0 | Timer J output pin. This pin is used as the tertiary function of PB5. | Tertiary | Positive |
| TMFOUT | 0 | Timer F output pin. This pin is used as the tertiary function of PB6. | Tertiary | Positive |
| LED drive |  |  |  |  |
| LEDO, 1 | O | Pins for LED driving. Allocated to the primary function of the PA0 and PB7 pins. | Primary | Positive/ negative |

Table 2 Pin Description (3/4)

| Pin name | I/O | Description | Primary/ Secondary/ Tertiary/ Quartic | Logic |
| :---: | :---: | :---: | :---: | :---: |
| Successive approximation type A/D converter |  |  |  |  |
| AINO | 1 | Ch0 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PAO pin. | Primary | - |
| AIN1 | 1 | Ch1 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA1 pin. | Primary | - |
| AIN2 | 1 | Ch2 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PBO pin. | Primary | - |
| AIN3 | 1 | Ch3 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB1 pin. | Primary | - |
| AIN4 | 1 | Ch4 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB6 pin. | Primary | - |
| AIN5 | 1 | Ch5 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB7 pin. | Primary | - |
| AIN6 | 1 | Ch6 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA3 pin. Not available in ML620Q131/ML620Q132/ML620Q133. | Primary | - |
| AIN7 | I | Ch7 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA4 pin. Not available in ML620Q131/ML620Q132/ML620Q133. | Primary | - |
| Comparator |  |  |  |  |
| CMPOP | I | Comparator 0 non-inverting input. This pin is used as the primary function of the PB4 pin. | Primary | - |
| CMPOM | 1 | Comparator 0 inverting input. This pin is used as the primary function of the PB5 pin. | Primary | - |
| CMPOOUT | O | Comparator 0 output pin. This pin is used as the quartic function of the PB1 pin. | Quartic | - |
| CMPOPOUT | O | Comparator 0 output pin. This pin is used as the quartic function of the PB2 pin. | Quartic | - |
| CMPONOUT | 0 | Comparator 0 output pin. This pin is used as the quartic function of the PB3 pin. | Quartic | - |
| CMP1P | I | Comparator 1 non-inverting input. This pin is used as the primary function of the PA1 pin. | Primary | - |
| CMP1OUT | O | Comparator 1 output pin. This pin is used as the quartic function of the PBO pin. | Quartic | - |
| DUTY measurement circuit |  |  |  |  |
| DUTI | I | PWM waveform input for the DUTY measurement circuit. This pin is used as the primary function of the PBO and PB7 pins. | Primary | - |

Table 2 Pin Description (4/4)

| Pin name | I/O | Description | Primary/ Secondary/ Tertiary/ Quartic | Logic |
| :---: | :---: | :---: | :---: | :---: |
| For testing |  |  |  |  |
| TESTO | I | Input pin for testing. This pin is used as the primary function of the PA2 pin. | - | Positive |
| TEST1_N | 1 | Input pin for testing. A pull-up resistor is internally connected. | - | Negative |
| Power supply |  |  |  |  |
| $\mathrm{V}_{\text {SS }}$ | - | Negative power supply pin. | - | - |
| $V_{D D}$ | - | Positive power supply pin. | - | - |
| $V_{\text {DDL }}$ | - | Power supply pin for internal logic (internally generated). Capacitor $C_{L}$ (see measurement circuit 1) is connected between this pin and $\mathrm{V}_{\text {ss }}$. | - | - |

## TERMINATION OF UNUSED PINS

Table 3 Termination of unused pins

| Pin | Recommended pin termination |
| :--- | :---: |
| RESET_N | $V_{D D}$ |
| TEST1_N | open |
| PA0 t PA1 | open |
| PA2/TEST0 | $V_{S S}$ |
| PA3 to PA6 | open |
| PB0 to PB7 | open |

Note:
For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

## ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

| $\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Rating | Unit |
| Power supply voltage 1 | $V_{\text {DD }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.5 | V |
| Power supply voltage 2 | $V_{\text {DDL }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +2.0 | V |
| Input voltage | $\mathrm{V}_{\text {IN }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | $V_{\text {OUT }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current 1 <br> (PA0 to PA1) <br> (PA3 to PA6)* <br> (PB0 to PB7) | lout1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -12 to +11 | mA |
| Output current 2 (PAO) <br> (PB7) | lout2 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> When N-channel open drain output mode is selected | -12 to +20 | mA |
| Power dissipation | PD | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1 | W |
| Storage temperature | T ${ }_{\text {stG }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* : ML620Q131/ ML620Q132/ ML620Q133 do not have the peripherals.


## Recommended Operating Conditions

| $\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Range | Unit |
| Operating temperature | Top | - | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
| Operating voltage | $V_{\text {DD }}$ | - | 1.6 to 5.5 | V |
| Operating frequency (CPU) | fop | $V_{\text {DD }}=1.6$ to 5.5 V | 30 k to 32.768 k | Hz |
|  |  | $V_{D D}=1.8$ to 5.5 V | 30k to 16M |  |
| High-speed crystal oscillation frequency | $\mathrm{f}_{\text {XTH }}$ | $V_{D D}=1.8$ to 5.5 V | 4.0M | Hz |
| High-speed crystal oscillation external capacitor | $\mathrm{C}_{\mathrm{DH}}$ | Use NX8045GE (NIHON DEMPA KOGYO CORP.) | 16 | pF |
|  | $\mathrm{C}_{\text {GH }}$ |  | 16 |  |
| Capacitor externally connected to V ${ }_{\text {DDL }}$ pin | $\mathrm{C}_{\mathrm{L}}$ | - | $2.2 \pm 30 \%$ | $\mu \mathrm{F}$ |

## Flash Memory Operating Conditions

| $(\mathrm{V}$ Ss $=0 \mathrm{~V})$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  | Range | Unit |
| Operating temperature | Top | Data flash memory, At write/erase |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Flash ROM, At write/erase |  | 0 to +40 |  |
| Operating voltage | VD | At write/erase |  | 1.6 to 5.5 | V |
| Maximum rewrite count | $\mathrm{C}_{\text {EPD }}$ | Data Flash |  | 10,000 | times |
|  | CEpP | Prog | m Flash | 100 |  |
| Erase unit | - | Chip erase |  | All area | - |
|  | - | Block erase | Program Flash | 4 | KB |
|  |  |  | Data Flash | 2 | KB |
|  | - | Sector erase |  | 1 | KB |
| Erase time | - | Chip erase, | ck erase, Sector se | 100 | ms |
| Write unit | - |  | - | 1 word (2 Bytes) | - |
| Write time (Max.) | - | 1 wo | 2 Bytes) | 40 | $\mu \mathrm{s}$ |
| Data retention period | $Y_{\text {DR }}$ |  | - | 15 | years |

## DC Characteristics Conditions (1/5)

$\left(\mathrm{V}_{\mathrm{DD}}=1.6\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | $\begin{gathered} \text { Measur } \\ \text { ing } \\ \text { circuit } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed RC oscillator frequency | $\mathrm{f}_{\mathrm{RCL}}$ | $\mathrm{Ta}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \hline \text { Typ } \\ & \text {-1\% } \end{aligned}$ | 32.768k | $\begin{gathered} \hline \text { Typ } \\ +1 \% \\ \hline \end{gathered}$ | Hz | 1 |
|  |  | Ta= -40 to $85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { Typ } \\ -2.5 \% \end{gathered}$ | 32.768k | $\begin{gathered} \text { Typ } \\ +2.5 \% \end{gathered}$ | Hz |  |
|  |  | Ta= -40 to $105^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Typ } \\ & \text {-3\% } \\ & \hline \end{aligned}$ | 32.768k | $\begin{gathered} \text { Typ } \\ +3 \% \\ \hline \end{gathered}$ | Hz |  |
| PLL oscillation frequency* ${ }^{11}$ | $\mathrm{f}_{\text {PLL }}$ | $\begin{aligned} & \mathrm{Ta}=-20 \text { to } 85^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Typ } \\ & \text {-1\% } \\ & \hline \end{aligned}$ | 32 | $\begin{array}{r} \text { Typ } \\ +1 \% \\ \hline \end{array}$ | MHz |  |
|  |  | $\begin{gathered} \mathrm{Ta}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{DD}}=1.8 \text { to } 5.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \text { Typ } \\ -1.5 \% \end{gathered}$ | 32 | $\begin{gathered} \text { Typ } \\ +1.5 \% \end{gathered}$ | MHz |  |
| Low-speed RC oscillation start time ${ }^{\star^{1}}$ | $\mathrm{T}_{\mathrm{RCL}}$ | - | - | - | 65 | $\mu \mathrm{s}$ |  |
| High-speed RC oscillation start time* ${ }^{1}$ | $\mathrm{T}_{\mathrm{RCH}}$ | $V_{D D}=1.8$ to 5.5 V | - | - | 5 | $\mu \mathrm{s}$ |  |
| High-speed crystal oscillation start time ${ }^{*^{1}}$ | $\mathrm{T}_{\text {XTH }}$ | $V_{D D}=1.8$ to 5.5 V | - | 2 | 20 | ms |  |
| PLL oscillation start time | $\mathrm{T}_{\text {PLL }}$ | $V_{D D}=1.8$ to 5.5 V | - | - | 2 | ms |  |
| Reset pulse width | $\mathrm{P}_{\text {RST }}$ | - | 100 | - | - | $\mu \mathrm{s}$ |  |
| Reset noise rejection pulse width | $\mathrm{P}_{\text {NRST }}$ | - | - | - | 0.4 |  |  |
| Power On Reset rising time | $\mathrm{T}_{\mathrm{POR}}$ | - | - | - | 10 | ms |  |

${ }^{1}: 2048$ clock average. The CPU clock is max. $\mathrm{f}_{\text {PLL }} / 2$.
${ }^{* 2}$ : Use 4MHz Crystal Oscillator NX8045GE (NIHON DEMPA KOGYO CORP.)


DC Characteristics Conditions (2/5)
$\left(\mathrm{V}_{\mathrm{DD}}=1.6\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified $)$


DC Characteristics Conditions (3/5)
$\left(\mathrm{V}_{\mathrm{DD}}=1.6\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Meas uring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparator0 same phase input voltage range | $V_{\text {CMR }}$ | $V_{D D}=1.8$ to 5.5 V |  | 0.1 | - | $\begin{aligned} & V_{D D} \\ & -1.5 \end{aligned}$ | V | 4 |
| Comparator0 Hysteresis | $\mathrm{V}_{\text {HYSP }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 10 | 20 | 30 | mV |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 5 | 20 | 35 |  |  |
| Comparator0 input offset | $\mathrm{V}_{\text {cmof }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | - | - | 7 |  |  |
| Comparator reference voltage error * ${ }^{3}$ | $V_{\text {cmref }}$ | $\begin{gathered} \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DD}}=1.8 \text { to } 5.5 \mathrm{~V} \end{gathered}$ |  | -25 | - | 25 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | -50 | - | 50 |  |  |
| Supply current 1 | IDD1 | CPU is in STOP state. Low-speed oscillation is stopped.$V_{D D}=5.0 \mathrm{~V}$ | $\begin{gathered} \mathrm{Ta}=-40 \\ \text { to }+105^{\circ} \mathrm{C} \end{gathered}$ | - | 1 | 22 |  | 1 |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=-40 \\ & \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | - | 1 | 9 |  |  |
| Supply current 2 | IDD2 | Internal RC Oscillating. CPU is in HALT state (LTBC,WBC: Operating ${ }^{{ }^{* 1}}$ ). High-speed oscillation is stopped. <br> $V_{D D}=3.0 \mathrm{~V}$ | $\begin{gathered} \mathrm{Ta}=-40 \\ \text { to }+105^{\circ} \mathrm{C} \end{gathered}$ | - | 3.5 | 26 | $\mu \mathrm{A}$ |  |
| Supply current 3 | IDD3 | CPU: Running at $32 \mathrm{kHz}^{* 2}$ High-speed oscillation is stopped. $V_{D D}=3.0 \mathrm{~V}$ | $\begin{gathered} \mathrm{Ta}=-40 \\ \text { to }+105^{\circ} \mathrm{C} \end{gathered}$ | - | 13 | 42 |  |  |
| Supply current 4 | IDD4 | CPU: Running at 16 MHz PLL oscillating mode used High-speed crystal oscillation $\star^{2}$ VDD=5.0V |  | - | 4.5 | 5.5 | mA |  |
| Supply current 5 | IDD5 | CPU: Running at 16 MHz PLL oscillating mode used High-speed RC oscillation* ${ }^{2}$ VDD=5.0V |  | - | 4.5 | 5.5 |  |  |

[^0]DC Characteristics Conditions (4/5)
( $\mathrm{V}_{\mathrm{DD}}=1.6$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Measuring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage 1 (PA0 to PA1) <br> (PA3 to PA6)* <br> (PB0 to PB7) | VOH1 | $1 \mathrm{OH} 1=-0.5 \mathrm{~mA}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} \\ -0.5 \end{gathered}$ | - | - | V | 2 |
|  |  | $1 \mathrm{LL1}=+0.5 \mathrm{~mA}$ |  | - | - | 0.5 |  |  |
| Output voltage 2 <br> (PAO) <br> (PB7) | VOL2 | When N -channel open drain output mode is selected | $\begin{gathered} \mathrm{IOL2}=+10 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}} \geq 5.0 \mathrm{~V} \end{gathered}$ | - | - | 0.5 |  |  |
|  |  |  | $\begin{aligned} \mathrm{IOL} 2 & =+8 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}} & \geq 3.0 \mathrm{~V} \end{aligned}$ | - | - | 0.5 |  |  |
|  |  |  | $\begin{aligned} \mathrm{IOL} 3 & =+3 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}} & \geq 2.0 \mathrm{~V} \end{aligned}$ | - | - | 0.4 |  |  |
|  |  |  | $\begin{gathered} \mathrm{IOL} 3=+2 \mathrm{~mA} \\ 2.0 \mathrm{~V}>\mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V} \end{gathered}$ | - | - | $\begin{gathered} \hline \text { VDD* } \\ 0.2 \\ \hline \end{gathered}$ |  |  |
| Output leakage current | IOOH | (in high-i | $\begin{aligned} & =V_{D D} \\ & \text { dance state) } \end{aligned}$ | - | - | 1 |  |  |
| (PA3 to PA6)* (PBO to PB7) | IOOL | (in high-im | $V_{\text {ss }}$ <br> dance state) | -1 | - | - |  | 3 |
| Input current 1 | IIH1 |  | $V_{D D}$ | - | - | 1 |  |  |
| (RESET_N) | IIL1 |  | $\mathrm{V}_{\text {SS }}$ | -1 | - | - |  |  |
| Input current 2 | IIH2 |  | $V_{\text {D }}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
| (TEST1_N) | IIL2 |  | $\mathrm{V}_{\text {SS }}$ | -1500 | -300 | -20 |  |  |
|  | IIH3 | $\mathrm{VIH3}=\mathrm{V}_{\mathrm{DD}}$ | n pulled down) | 2 | 30 | 250 |  | 4 |
| Input current 3 <br> (PAO to PA1) | IIL3 | $\mathrm{VIL} 3=\mathrm{V}_{\text {SS }}$ | en pulled up) | -250 | -30 | -2 |  |  |
| (PA2/TESTO) <br> (PA3 to PA6)* | IIH3Z | (in high-i | $\begin{aligned} & =V_{D D} \\ & \text { edance state) } \end{aligned}$ | - | - | 1 |  |  |
| (PB0 to PB7) | IIL3Z | (in high-im | $\begin{aligned} & =V_{\text {SS }} \\ & \text { dance state) } \end{aligned}$ | -1 | - | - |  |  |

[^1]
## DC Characteristics Conditions (5/5)

$\left(\mathrm{V}_{\mathrm{DD}}=1.6\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage 1 (RESET_N) (TEST1_N) | VIH1 | - | $\begin{aligned} & 0.7 \times \\ & V_{D D} \end{aligned}$ | - | VDD |  |  |
| $\begin{aligned} & \text { (PA2/TESTO) } \\ & \text { (PA3 to PA6)* } \\ & \text { (PB0 to PB7) } \\ & \hline \end{aligned}$ | VIL1 | - | 0 | - | $\begin{aligned} & 0.3 \times \\ & V_{D D} \end{aligned}$ |  |  |
| Input pin capacitance <br> (RESET_N) <br> (TEST1_N) <br> (PA0 to PA1) <br> (PA2/TESTO) <br> (PA3 to PA6)* <br> (PB0 to PB7) | CIN | $\begin{gathered} f=10 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{rms}}=50 \mathrm{mV} \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \end{gathered}$ | - | - | 10 | pF | - |

* : ML620Q131/ ML620Q132/ ML620Q133 do not have the peripherals.


## Measuring circuit 1


$C_{V}: 2.2 \mu \mathrm{~F}$
$C_{L}: 2.2 \mu \mathrm{~F}$
$\mathrm{C}_{\mathrm{GH}}: 16 \mathrm{pF}$
CDH: 16pF
4MHz crystal : NX8045GE
( NIHON DEMPA KOGYO CORP.)

## Measuring circuit 2


(*1) Input logic circuit to determine the specified measuring conditions.
(*2) Measured at the specified output pins.

## Measuring circuit 3


(*1) Input logic circuit to determine the specified measuring conditions.
(*2) Measured at the specified output pins.

## Measuring circuit 4



## Measuring circuit 5


*1: Input logic circuit to determine the specified measuring conditions.

## AC Characteristics (External Interrupt)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External interrupt disable period | $\mathrm{T}_{\text {NuL }}$ | Interrupt: Enabled (MIE = 1), CPU is executing NOP instruction | $\begin{gathered} \hline 2.5 \times \\ \text { LSCLK } \end{gathered}$ | - | $\begin{gathered} \hline 3.5 \times \\ \text { LSCLK } \end{gathered}$ | $\mu \mathrm{S}$ |



PA0 to PA2, PB0 to PB1
(Falling-edge interrupt)
$t_{\text {NUL }}$

PA0 to PA2, PB0 to PB1
(Both-edge interrupt)


## AC Characteristics (Synchronous Serial Port)

( $\mathrm{V}_{\mathrm{DD}}=1.6$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCK input cycle (slave mode) | $\mathrm{tscyc}^{\text {c }}$ | - | 1 | - | - | $\mu \mathrm{s}$ |
| SCK output cycle (master mode) | $\mathrm{tscyc}^{\text {c }}$ | - | - | SCK ${ }^{\left({ }^{(1)}\right)}$ | - | sec |
| SCK input pulse width (slave mode) | tsw | High-speed oscillation stopped | 0.4 | - | - | $\mu \mathrm{s}$ |
|  |  | During high-speed oscillation | 200 | - | - | ns |
| SCK output pulse width (master mode) | tsw | - | $\begin{gathered} \mathrm{SCK}^{\left({ }^{(1)}\right)} \\ \times 0.4 \end{gathered}$ | $\begin{gathered} \text { SCK }^{\left({ }^{(1)}\right)} \\ \times 0.5 \end{gathered}$ | $\begin{gathered} \mathrm{SCK}^{\left({ }^{(1)}\right)} \\ \times 0.6 \end{gathered}$ | sec |
| SOUT output delay time (slave mode) | $\mathrm{t}_{\text {SD }}$ | - | - | - | 360 | ns |
| SOUT output delay time (master mode) | $\mathrm{t}_{\text {SD }}$ | - | - | - | 160 | ns |
| SIN input setup time (slave mode) | $\mathrm{t}_{\text {ss }}$ | - | 80 | - | - | ns |
| SIN input setup time (Master mode) | tss | - | 180 | - | - | ns |
| SIN input hold time | tsH | - | 80 | - | - | ns |

*1: Clock period selected by S0CK3-0 of the serial port n mode register (SIOOMOD1)

*: Indicates the secondary function of the corresponding port.

## AC Characteristics (I2C Bus Interface: Standard Mode 100kHz)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | - | 0 | - | 100 | kHz |
| SCL hold time (start/restart condition) | thd:STA | - | 4.0 | - | - | $\mu \mathrm{S}$ |
| SCL "L" level time | tLow | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL "H" level time | $\mathrm{t}_{\mathrm{HIGH}}$ | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL setup time (restart condition) | $\mathrm{t}_{\text {Su:STA }}$ | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| SDA hold time | $\mathrm{t}_{\text {HD: }}$ DAT | - | 0 | - | - | $\mu \mathrm{s}$ |
| SDA setup time | $\mathrm{t}_{\text {Su:DAT }}$ | - | 0.25 | - | - | $\mu \mathrm{S}$ |
| SDA setup time (stop condition) | $\mathrm{t}_{\text {su:sto }}$ | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| Bus-free time | $\mathrm{t}_{\text {BUF }}$ | - | 4.7 | - | - | $\mu \mathrm{s}$ |

## AC Characteristics (I2C Bus Interface: Fast Mode 400 kHz )



Note:
Current drive ability of PA3, PA5, PB0 and PB6 in N-ch open drain mode is lower than that of PA0 and PB7.
Therefore, the fast mode (400kbps) cannot be available when PA5 or PB0 is set as SCL function and when PA3 or PB6 is set as SDA function.
For more details, see the characteristics of VOL1 and VOL2 in DC Characteristics Conditions (4/5).

Successive Approximation Type A/D Converter

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | n | - | - | - | 10 | bits |
| Integral non-linearity error | INL | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | -4 | - | +4 | LSB |
|  |  | $2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -6 | - | +6 |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.2 \mathrm{~V}$ | -10 | - | +10 |  |
| Differential non-linearity error | DNL | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | -3 | - | +3 |  |
|  |  | $2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -5 | - | +5 |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.2 \mathrm{~V}$ | -9 | - | +9 |  |
| Zero-scale error | $V_{\text {OFF }}$ | $\mathrm{RI} \leq 5 \mathrm{k} \Omega$ | -6 | - | +6 |  |
| Full-scale error | FSE | $\mathrm{RI} \leq 5 \mathrm{k} \Omega$ | -6 | - | +6 |  |
| Input impedance | $\mathrm{R}_{\mathrm{I}}$ | - | - | - | 5k | $\Omega$ |
| A/D operating voltage | $V_{D D}$ | - | 1.8 | - | 5.5 | V |
| Conversion time | $\mathrm{t}_{\text {CONV }}$ | ```CPU works in PLL oscillation mode SACK bit =0 2.7V \leq V DD }\leq5.5\textrm{V``` | - | 13.67 | - | $\mu \mathrm{s}$ |
|  |  | CPU works in PLL oscillation mode SACK bit $=1$ $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | - | 41.26 | - |  |



Note:
ML620Q131/ML620Q132/ML620Q133 do no have AIN7 and AIN6.

## PACKAGE DIMENSIONS

Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact LAPIS SEMICONDUCTOR's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

16pin SSOP


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## 16pin WQFN



Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## 20pin TSSOP



Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REVISION HISTORY

| Document <br> No. | Date | Page |  | Description |
| :---: | :---: | :---: | :---: | :--- |
|  |  | Previous <br> Edition | Current <br> Edition |  |
| FEDL620Q130-01 | Nov 12, 2015 | - | - | Fromal 1 ${ }^{\text {st }}$ Revision |
| FEDL620Q130-02 | May 12, 2016 | 17 | 17 | Corrected condition of sector erase. |
|  |  | 20 | 20 | Corrected condition of supply current. |

Notes<br>1) The information contained herein is subject to change without notice.

2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products.The peripheral conditions must be taken into account when designing circuits for mass production.
4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
6) The Products specified in this document are not designed to be radiation tolerant.
7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2015-2016 LAPIS Semiconductor Co., Ltd.

## LAPIS Semiconductor Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan<br>http://www.lapis-semi.com/en/

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 16-bit Microcontrollers - MCU category:
Click to view products by ROHM manufacturer:
Other Similar products are found below :
M30302FCPFP\#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB\#30
R5F111PGGFB\#30 R5F117BCGNA\#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36024GFTV DF36034GFPV
R5F11B7EANA\#U0 R5F21172DSP\#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-
GE1 MB90F882ASPMC-GE1 MB96F395RSAPMC-GSE2 DF36024GFXV UPD78F1018F1-BA4-A MB96F018RBPMC-GSE1
MB90F867ASPFR-GE1 DF2239FA20IV R5F117BCGFP\#30 LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1
MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1 ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX
HD64F3337SF16V MB90F428GCPF-GSE1 MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2
MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1 S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-
GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX
ML62Q1579-NNNGAZ0AX


[^0]:    $\star^{1}$ : LTBC and WDT is operating, Significant bits of BLKCONO to BLKCON7 registers are all "1"
    $\star^{2}$ : CPU running rate is $100 \%$
    $\star^{3}$ : Including comparator input offset voltage

[^1]:    * : ML620Q131/ ML620Q132/ ML620Q133 do not have the peripherals.

