



# **MR45V256A**

256k(32,768-Word × 8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI

## **GENERAL DESCRIPTION**

The MR45V256A is a nonvolatile 32,768-word x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology. The MR45V256A is accessed using Serial Peripheral Interface.Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.

The MR45V256A can be used in various applications, because the device is guaranteed for the write/read tolerance of  $10^{12}$  cycles per bit and the rewrite count can be extended significantly.

## **FEATURES**


- 32,768-word  $\times$  8-bit configuration (Serial Peripheral Interface : SPI)
- A single  $3.3 \text{ V} \pm 0.3 \text{ V}$  power supply
- Operating frequency:
- Read/write tolerance
- Data retention
- Guaranteed operating temperature range

• Package options:

8-pin plastic SOP (P-SOP8-200-1.27-T2K)

15MHz 10<sup>12</sup> cycles/bit 10 years -40 to 85°C (Extended temperature version)

## PIN CONFIGURATION




Note: Signal names that end with # indicate that the signals are negative-true logic.

Pin Name	Description			
CS#	Chip Select (input, negative logic) Latches an address by low input, activates the FeRAM, and enables a read or write operation.			
WP#	<ul><li>Write Protect( input , negative logic )</li><li>Write Protect pin controls write-operation to the status-register(BP0,BP1). This pin should be fixed low or high in write-operations.</li></ul>			
HOLD#	HOLD( input , negative logic ) Hold pin is used when the serial-communication suspended without disable the chip select. When HOLD# is low ,the serial-output is in High-Z status and serial-input/serial-clock are "Don' t Care". CS# should be low in hold operation.			
SCK	Serial Clock Serial Clock is the clock input pin for setting for serial data timing. Inputs are latched on the rising edge and output occur on the falling edge.			
SI	Serial input SI pins are serial input pins for Operation-code, addresses, and data-inputs.			
SO	Serial output SO pins are serial output pins.			
V <sub>CC</sub> , V <sub>SS</sub> Power supply Apply the specified voltage to V <sub>CC</sub> . Connect V <sub>SS</sub> to ground.				


## **PIN DESCRIPTIONS**

MR45V256A


### SPI mode0 (CPOL=0, CPHA=0)



## SPI mode3 (CPOL=1, CPHA=1)



### **Status Register**



Name	Function
WIP	Fixed to 0.
WEL	Write Enable Latch. This indicates internal WEL condition.
BP0,BP1	Block Protect : These bits can be changed protect area .
	This is the software protect.
SRWD	Status Register Write Disable (SRWD): SRWD controls the effect of the hardware WP# pin. This device will be in hardware-protect by combination of SRWD and WP#.
0	Fixed to 0.

Status Register data are volatile.

Set Status Register data by WRSR(Write status register) command, after power on.

## **Operation-Code**


Operation codes are listed in the table below. If the device receives invalid operation code, the device will be diselected.

Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

### Commands


## WREN(Write Enable)

It is necessary to set Write Enable Latch (WEL) bit before write-operation (WRITE and WRSR). WREN command sets WEL bit.




### WRDI(Write Disable)

WRDI command resets WEL bit.




### **RDSR(READ Status Register)**

The RDSR command allows to read data of status register.



### WRSR(WRITE Status Register)


WRSR command allows to write data to status register(SRWD,BP0,BP1). It is necessary to set Write Enable Latch (WEL) bit by WREN command before executing WRSR.





### READ(Read from Memory Array)

READ command can be valid when CS# goes "L", then the op-code and 16bit-adresses are inputted to serial input"SI". The inputted adresses are loaded to internal register, then the data from corresponded address is output at serial-output "SO". If CS# will keep "L", the internal adress will be incressed automatically after 8 clocks and will output the data from new-address. When it reaches the most significant adress, the adress counter rolls over tostarting adress, and reading cycle can be continued infinitely.




Note : WP# = fixed "H"

#### MR45V256A

## WRITE(Write to Memory Array)

Write command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI". Writing is terminated when CS# goes high after data-input. If CS# will keep "L",the internal adress will be increased automatically.When it reaches the most significant adress,the adress counter rolls over to starting adress 0000h,and writing cycle(overwriting) can be continued infinitely.

### WRITE(1Byte)



Note : WP# = Fixed "H" , SO=High-Z

Data Byte 3

Data Byte N

### Write Protection

Writing protection block is shown as follows:

Protect Block size

	Block Protect BIT		Protected Block	Protected Address Area		
	BP1	BP0	T TOLECLEU DIOCK	T TOLECLEU AULIESS ALEA		
0		0	None	None		
0		1	Upper 1/4 block	6000h – 7FFFh		
1		0	Upper 1/2 block	4000h – 7FFFh		
1		1	All	0000h – 7FFFh		


### Writing Protect

			Writing protection status	Protection sta	tus in memory	
WP#	WP# SRWD mode in status register		Protected blocks	Unprotected blocks		
1	0	Cotturara	Status register is			
0 0	0	Software protection (SPM)	tion WEL-bit is set by WREN	Protected	Unprotected	
1	1	(21)	are unprotected.			
0	1	Hardware protection (HPM)	Status register is protected. BP0 and BP1 are protected.	Protected	Unprotected	

MR45V256A

## HOLD

Hold status is used for suspending serial comunication without disable the chip. SO becomes "High-Z" and SI is "Don't care" during the hold status. It is necessary to keep CS#=L in hold status.



### **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings**

The application of stress (voltage, current, or temperature) that exceeds the absolute maximum rating may damage the device. Therefore, do not allow actual characteristics to exceed any one parameter ratings

#### **Pin voltages**

Parameter	Symbol	Rat	Unit	
Falainetei	Symbol	Min.	Max.	Onic
Pin Voltage (Input Signal)	V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Pin Voltage (Input/Output Voltage)	V <sub>INQ</sub> , V <sub>OUTQ</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Power Supply Voltage	V <sub>CC</sub>	-0.5	4.0	V

#### **Temperature Range**

Doromotor	Symbol	Symbol		Unit	Note
Parameter	Symbol	Min.	Max.	Onit	NOLE
Storage Temperature (Extended Temperature Version)	Tstg	-55	125	°C	
Operating Temperature (Extended Temperature Version)	Topr	-40	85	°C	

#### Others

Parameter	Symbol	Rating	Unit
Power Dissipation	P <sub>D</sub>	1,000mW	
Allowable Input Current	I <sub>IN</sub>	+/- 20mA	Ta=25°C
Allowable Output Current	I <sub>OUT</sub>	+/- 20mA	Ta=25°C

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Note
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	
Ground Voltage	V <sub>SS</sub>	0	0	0	

### **DC Input Voltage**

				[V]
Parameter	Symbol	Min.	Max.	Note
Input High Voltage	V <sub>IH</sub>	V <sub>CC</sub> x 0.8	V <sub>CC</sub> +0.3	
Input Low Voltage	V <sub>IL</sub>	-0.3	V <sub>CC</sub> x 0.2	

## **Overshoot/Undershoot tolerance**

Parameter	Symbol	Pulse Width	Peak
"H" input	VIH OVERSHOOT	≤ 20ns	V <sub>CC</sub> +1.0V
"L" input	V <sub>IL UNDERSHOOT</sub>	≤ 20ns	– 1.0V

wer Supply Voltage					
					[V]
Parameter	Symbol	Min.	Тур.	Max.	Note
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	
Ground Voltage	V <sub>SS</sub>	0	0	0	

## MR45V256A

## MR45V256A

### **DC Characteristics**

## DC Input/Output Characteristics

Parameter	Symbol	Condition	Min.	Max.	Unit	Note
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-2mA	$V_{CC}  imes 0.85$	_	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2mA	_	$V_{CC}  imes 0.15$	V	
Input Leakage Current	Ι <sub>LI</sub>	—	-10	10	μA	
Output Leakage Current	I <sub>LO</sub>	_	-10	10	μA	

## **Power Supply Current**

V<sub>CC</sub>=Max.to Min, Ta=Topr

Parameter	Symbol	Condition	Max.	Unit	Note
Power Supply Current (Standby)	I <sub>CCS</sub>	$V_{IN}$ =0.2V or $V_{CC}$ -0.2V	400	μA	
Power Supply Current (Operating)	I <sub>CCA</sub>	V <sub>IN</sub> =0.2V or V <sub>CC</sub> -0.2V, SCK=15MHz, I <sub>OUT</sub> =0mA	10	mA	

## MR45V256A

## AC Characteristics (Read Cycle)

V<sub>CC</sub>=Max. to Min., Ta=Topr.

	Symbol	MR45	11.24	Nete	
Parameter		Min.	Max.	Unit	Note
Clock frequency	f <sub>C</sub>	D.C.	15	MHz	
CS# Active setup time	t <sub>SLCH</sub>	10	_	ns	
CS# In-active setup-time	t <sub>SHCH</sub>	10	_	ns	
CS# De-select time	t <sub>SHSL</sub>	10	_	ns	
CS# Active hold time	t <sub>CHSH</sub>	10	_	ns	
CS# In-active hold-time	t <sub>CHSL</sub>	10	_	ns	
SCK High time	t <sub>CH</sub>	30	_	ns	1
SCK Low time	t <sub>CL</sub>	30	_	ns	1
SCK Rise time	t <sub>CLCH</sub>	—	1	ns	2
SCK Fall time	t <sub>CHCL</sub>	_	1	ns	2
Data Setup time	t <sub>DVCH</sub>	5	_	ns	
Data Hold time	t <sub>CHDX</sub>	5	_	ns	
SCK Low Hold time after HOLD# inactive	t <sub>HHCH</sub>	10	_	ns	
SCK Low Hold time after HOLD# active	t <sub>HLCH</sub>	10	_	ns	
SCK High Setup time before HOLD# active	t <sub>CHHL</sub>	10	_	ns	
SCK High Setup time before HOLD# inactive	t <sub>СННН</sub>	10	_	ns	
Output disable time	t <sub>SHQZ</sub>	—	20	ns	2
SCK Low to Output Valid time	t <sub>CLQV</sub>	—	35	ns	
Output Hold time	t <sub>CLQX</sub>	0		ns	
Output Rise time	t <sub>QLQH</sub>	_	50	ns	2
Output Fall time	t <sub>QHQL</sub>	_	50	ns	2
HOLD# High to Output Low impedance time	t <sub>HHQX</sub>	_	20	ns	2
HOLD# High to Output High impedance time	t <sub>HLQZ</sub>	_	20	ns	2

Note: 1.  $t_{CH} + t_{CL} \ge 1/f_C$ 

2. sample value


#### **Timing Diagrams**

so -

SI

Address, LSB IN

#### **Serial Input Timing**



\_\_\_\_\_

LSB OUT

t<sub>QLQH</sub>

t<sub>QHQL</sub>

MR45V256A

•Power-On and Power-Off Characteristics


		(Under	r recommend	led operating	g conditions)
Parameter	Symbol	Min.	Max.	Unit	Note
Power-On CS# High Hold Time	t <sub>VHEL</sub>	50	_	μS	1, 2
Power-Off CS# High Hold Time	t <sub>EHVL</sub>	100		ns	1
Power-On Interval Time	t <sub>VLVH</sub>	1		μS	2

Notes:

1. To prevent an erroneous operation, be sure to maintain CS#="H", and set the FeRAM in an inactive state (standby mode) before and after power-on and power-off.

2. Powering on at the intermediate voltage level will cause an erroneous operation; thus, be sure to power up from 0 V.

3. Enter all signals at the same time as power-on or enter all signals after power-on.



•Power-On and Power-Off Sequences

MR45V256A

## **Read/Write Cycles and Data Retention**

- -		(Under recommen	nded operating	conditions)
Parameter	Min.	Max.	Unit	Note
Read/Write Cycle	10 <sup>12</sup>	_	Cycle	
Data Retention	10	—	Year	

#### Capacitance

Signal	Symbol	Min.	Max.	Unit	Note
Input Capacitance	CIN		10	pF	1
Input/Output Capacitance	Cout		10	pF	1

Note:

Sampling value. Measurement conditions are  $V_{IN} = V_{OUT} = GND$ , f = 1MHz, and  $Ta = 25^{\circ}C$ 

## **REVISION HISTORY**

		Page			
Document No.	Date	Previous Edition	Current Edition	Description	
PEDR45V256A-01	Jun. 03, 2010	-	-	Preliminary edition 1 from PJDR45V256A-03	
		1,13	1,13	Input Voltage	
PEDR45V256A-02	Sep. 10, 2010	7,8,9	7,8,9	fixed CS# waveform	
		14	14	ICCS ICCA	
PEDR45V256A-03	Mar. 04, 2011	1,12	1,12	temperature version $\Rightarrow$ Extended version	
PEDR45V256A-04	Sep. 05, 2011	4 17	4 17	Status Register Input signal state in power-on	
PEDR45V256A-05	Oct. 17, 2011	1-20	1-20	Changed corporate name and logo to LAPIS Semiconductor.	

#### **NOTES**

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing. If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 LAPIS Semiconductor Co., Ltd.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for F-RAM category:

Click to view products by ROHM manufacturer:

Other Similar products are found below :

FM24C64B-GTRFM25640B-GFM25640B-GTRFM25V02A-DGQFM24V05-GTRFM1808B-SGTRFM24V02A-GTRFM24W256-GTRFM25V02A-DGTRFM28V020-SGTRFM28V202A-TGCY15B108QI-20LPXCFM16W08-SGFM22L16-55-TGFM24C04B-GFM24C04B-GTRFM24C16B-GTRFM24C64B-GFM24CL04B-GTRFM24CL64B-GFM24CL64B-GFM24V10-GFM24VN10-GFM24W256-GFM25040B-GTRFM25CL64B-GFM25CL64B-GTRFM25L04B-GTRFM25L16B-GTRFM24V10-GTRFM25V02A-DGFM25V02A-DGFM25V20A-DGFM25V20A-DGQFM28V020-SGFM28V100-TGFM31256-GFM31256-GTRFM3164-GMB85R1001ANC-GE1MB85RS256BPNF-G-JNERE1MB85RS1MTPNF-G-JNERE1MB85RS1MTPNF-G-JNERE1MB85RS20TYPNF-G-AWERE2MB85RC512TPNF-G-JNERE1MB85RC16VPNF-G-JNERE1MB85RS64TPNF-G-JNERE1MB85RS2MTYPNF-G-AWERE2MB85RC512TPNF-G-JNERE1