

Low Power Configurable Multiple-Function Gate


1 FEATURES

- **Operating Voltage Range:**1.65V to 5.5V
- **Low Power Consumption:**10µA (Max)
- **Operating Temperature Range:**
-40°C to +125°C
- **Inputs Accept Voltage to 5.5V**
- **High Output Drive:** ±24mA at V_{CC}=3.0V
- **I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection**
- **Micro SIZE PACKAGES:** SOT23-6, SOT363(SC70-6)

2 APPLICATIONS

- Cable Solutions
- Barcode Scanners
- E-Books
- Embedded PC
- Network-Attached Storage
- Video Communications Systems
- Servers
- Wireless Data Access Cards, Headsets, Keyboard, Mouse, and LAN Cards

Logic Diagram (Positive Logic)



3 DESCRIPTIONS

The RS1G97 configurable multiple-function gate is designed for 1.65V to 5.5V V_{CC} operation.

The RS1G97 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to V_{CC} or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

The RS1G97 is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This device available in Green SOT23-6 and SOT363(SC70-6) packages. It operates over an ambient temperature range of -40°C to +125°C.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS1G97	SOT23-6(6)	1.60mm×2.92mm
	SOT363 (SC70-6)(6)	2.10mm×1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
H	L	L	L
L	H	L	H
H	H	L	H
L	L	H	L
H	L	H	H
L	H	H	L
H	H	H	H

H=High Voltage Level

L=Low Voltage Level

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTION TABLE	1
5 Revision History	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings ⁽¹⁾	6
8.2 ESD Ratings	6
9 ELECTRICAL CHARACTERISTICS	7
9.1 Recommended Operating Conditions	7
9.2 DC Characteristics	8
9.3 AC Characteristics	9
10 Parameter Measurement Information	10
11 Detailed Description	11
11.1 Overview	11
11.2 Functional Block Diagram	11
11.3 Feature Description	11
11.4 Device Functional Modes	11
12 Application and Implementation	14
12.1 Application Information	14
12.2 Design Requirements	14
13 Power Supply Recommendations	14
14 Layout	15
14.1 Layout Guidelines	15
14.2 Layout Example	15
15 PACKAGE OUTLINE DIMENSIONS	16
16 TAPE AND REEL INFORMATION	18

5 Revision History

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.1	2023/01/10	Initial version completed


6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING ⁽²⁾	PACKAGE OPTION
RS1G97	RS1G97XH6	-40°C ~+125°C	SOT23-6	1G97	Tape and Reel,3000
	RS1G97XC6	-40°C ~+125°C	SC70-6 (SOT363)	1G97	Tape and Reel,3000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	I/O TYPE ⁽¹⁾	FUNCTION
SOT23-6/SOT363(SC70-6)			
1	B	I	Data Input
2	GND	P	Ground
3	A	I	Data Input
4	Y	O	Data output
5	V _{CC}	P	Supply Power
6	C	I	Data Input

(1) I=input, O=output, P=power.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings ⁽¹⁾

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.5	V
V _I	Input voltage range ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high or low state ⁽²⁾ ⁽³⁾	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0	-50	mA
I _{OK}	Output clamp current	V _O <0	-50	mA
I _O	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	SOT23-6	230	°C/W
		SOT363(SC70-6)	265	
T _J	Junction temperature ⁽⁵⁾	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the *Recommended Operating Conditions table*.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD)	Electrostatic discharge		
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	
Machine model (MM)	±200		

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25^{\circ}\text{C}$, Full= -40°C to 125°C , unless otherwise noted.) ⁽¹⁾

9.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	V_{CC}	Operating	1.65	5.5	V
		Data retention only	1.5		
Input voltage	V_I		0	5.5	V
Output voltage	V_O		0	V_{CC}	V
Operating temperature	T_A		-40	+125	$^{\circ}\text{C}$

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

9.2 DC Characteristics

PARAMETER		TEST CONDITIONS	V _{CC}	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V _{T+}	Positive going input threshold voltage		1.65V	Full	0.75		1.05	V
			2.3V		1.25		1.55	
			3V		1.5		2.1	
			4.5V		2.3		3.0	
			5.5V		2.8		3.4	
V _{T-}	Negative going input threshold voltage		1.65V	Full	0.3		0.6	V
			2.3V		0.35		0.65	
			3V		0.45		0.75	
			4.5V		0.7		1.0	
			5.5V		0.85		1.15	
ΔV _T	Hysteresis (V _{T+} -V _{T-})		1.65V	Full	0.35		0.6	V
			2.3V		0.6		1.2	
			3V		1.05		1.65	
			4.5V		1.6		2.0	
			5.5V		1.95		2.25	
V _{OH}		I _{OH} = -100μA	1.65V to 5.5V	Full	V _{CC} -0.1			V
		I _{OH} = -4mA	1.65V		1.2			
		I _{OH} = -8mA	2.3V		1.9			
		I _{OH} = -16mA	3V		2.4			
		I _{OH} = -24mA			2.3			
		I _{OH} = -32mA	4.5V		3.8			
V _{OL}		I _{OL} = 100μA	1.65V to 5.5V	Full			0.1	V
		I _{OL} = 4mA	1.65V				0.45	
		I _{OL} = 8mA	2.3V				0.3	
		I _{OL} = 16mA	3V				0.4	
		I _{OL} = 24mA					0.55	
		I _{OL} = 32mA	4.5V				0.55	
I _i	Input	V _i =5.5V or GND	0V to 5.5V	+25°C		±0.1	±1	μA
				Full			±5	
I _{off}		V _i or V _o =5.5V	0	+25°C		±0.1	±1	μA
				Full			±10	
I _{CC}		V _i =5.5V or GND, I _o =0	1.65V to 5.5V	+25°C		0.1	1	μA
				Full			10	
ΔI _{CC}		One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND	3V to 5.5V	Full			500	μA
C _i (Input Capacitance)		V _i =V _{CC} or GND	3.3V	+25°C		4		pF

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

9.3 AC Characteristics


PARAMETER	SYMBOL	TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
Propagation Delay	t_{pd}	$V_{CC}=1.8V\pm 0.15V$	$C_L=30pF, R_L=500\Omega$		7.8		ns
		$V_{CC}=2.5V\pm 0.2V$	$C_L=30pF, R_L=500\Omega$		3.5		
		$V_{CC}=3.3V\pm 0.3V$	$C_L=50pF, R_L=500\Omega$		3.1		
		$V_{CC}=5V\pm 0.5V$	$C_L=50pF, R_L=500\Omega$		2.6		
Power dissipation capacitance	C_{pd}	$V_{CC}=1.8V$	$f=10MHz$		20		pF
		$V_{CC}=2.5V$			21		
		$V_{CC}=3.3V$			22		
		$V_{CC}=5V$			25		

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) This parameter is ensured by design and/or characterization and is not tested in production.


(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

10 Parameter Measurement Information



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	CL		RL		V_{Δ}
	V_I	t_r/t_f							
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	1k Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	15pF	50pF	1M Ω	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	50pF	1M Ω	500 Ω	0.3V



- NOTES: A. CL includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

11 Detailed Description

11.1 Overview


This configurable multiple-function gate is designed for 1.65V to 5.5V V_{CC} operation.

The RS1G97 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose variations of common logic functions, like MUX, AND, OR, and NOT. All inputs can be connected to V_{CC} or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

This device is fully-specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

11.2 Functional Block Diagram



11.3 Feature Description

The RS1G97 device has a wide operating V_{CC} range of 1.65 V to 5.5 V, which allows use in a broad range of systems. The 5.5V I/Os allow down translation and also allow voltages at the inputs when $V_{CC} = 0$ V.

11.4 Device Functional Modes




Figure 2. Two-Input MUX




Figure 3. Two-Input AND Gate




Figure 4. Two-Input OR with one input inverted or Two-Input NAND with one input inverted




Figure 5. Two-Input AND with one input inverted or Two-Input NOR with one input inverted




Figure 6. Two-Input OR Gate




Figure 7. Inverter




Figure 8. Buffer

12 Application and Implementation

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

12.1 Application Information

The RS1G97 device offers flexible configuration for many design applications. This example describes basic power sequencing using the AND gate configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.

12.2 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits.

The RS1G97 allows for performing logical Boolean functions with digital signals. Maintain input signals as close as possible to either 0 V or V_{CC} for optimal operation.

13 Power Supply Recommendations

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended and if there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1 μ F and 1 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible.

14 Layout

14.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 9 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

14.2 Layout Example












Figure 9. Layout Diagram

15 PACKAGE OUTLINE DIMENSIONS

SOT23-6


RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

SOT363(SC70-6)

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.150	0.003	0.006
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.650(BSC)		0.026(BSC)	
e1	1.300(BSC)		0.051(BSC)	
L	0.260	0.460	0.010	0.018
L1	0.525		0.021	
θ	0°	8°	0°	8°


NOTE:

- A. All linear dimension is in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

16 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT363(SC70-6)	7"	9.5	2.40	2.50	1.20	4.0	4.0	2.0	8.0	Q3
SOT23-6	7"	9.5	3.17	3.23	1.37	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Logic Gates](#) category:

Click to view products by [RUNIC](#) manufacturer:

Other Similar products are found below :

[NL17SG32DFT2G](#) [CD4068BE](#) [NL17SG86DFT2G](#) [NLX1G11AMUTCG](#) [NLX1G97MUTCG](#) [74LS38](#) [74LVC1G08Z-7](#) [CD4025BE](#)
[NLV17SZ00DFT2G](#) [NLV17SZ126DFT2G](#) [NLV27WZ17DFT2G](#) [NLV74HC02ADR2G](#) [74HC32S14-13](#) [74LS133](#) [74LVC1G32Z-7](#)
[74LVC1G86Z-7](#) [NLV74HC14ADR2G](#) [NLV74HC20ADR2G](#) [NLVVHC1G09DFT1G](#) [NLX2G86MUTCG](#) [74LVC2G32RA3-7](#)
[74LVC2G00HD4-7](#) [NL17SG02P5T5G](#) [74LVC2G86HK3-7](#) [NLVVHC1G14DFT2G](#) [NLX1G99DMUTWG](#) [NLVVHC1G00DFT2G](#)
[NLV7SZ57DFT2G](#) [NLV74VHC04DTR2G](#) [NLV27WZ00USG](#) [NLU1G86CMUTCG](#) [NLU1G08CMUTCG](#) [NL17SZ32P5T5G](#)
[NL17SZ00P5T5G](#) [NL17SH02P5T5G](#) [74AUP2G00RA3-7](#) [NLVVHC1GT00DFT2G](#) [NLV74HC02ADTR2G](#) [NLX1G332CMUTCG](#)
[NLVHCT132ADTR2G](#) [NL17SG86P5T5G](#) [NL17SZ05P5T5G](#) [NLV74VHC00DTR2G](#) [NLVVHC1G02DFT1G](#) [NLV74HC86ADR2G](#)
[74LVC2G86RA3-7](#) [NL17SZ38DBVT1G](#) [NLV18SZ00DFT2G](#) [NLVVHC1G07DFT1G](#) [NLVVHC1G02DFT2G](#)