

RS4G08 Quadruple 2-Input Positive-AND Gate

FEATURES

- Operating Voltage Range: 1.65V to 5.5V
- Low Power Consumption: 1µA (Max)
- Operating Temperature Range: -40°C to +125°C
- Inputs Accept Voltage to 5.5V
- High Output Drive: ±24mA at V_{CC}=3.0V
- PACKAGES: SOIC-14(SOP14) and TSSOP-14

APPLICATIONS

- Active Noise Elimination
- Bar Code Scanner
- Blood Pressure Monitor
- CPAP Machine
- Fingerprint identification
- IP Phone: Wired and Wireless
- Network attached storage (NAS)
- Private Branch Exchange (PBX)

DESCRIPTION

The RS4G08 quadruple 2-input positive-AND gate is designed for 1.65V to 5.5V V_{CC} operation.

The RS4G08 device performs the Boolean function $Y=A \cdot B$ or $Y= \overline{A} + \overline{B}$ in positive logic. The device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The RS4G08 is available in Green SOIC-14(SOP14) and TSSOP-14 packages. It operates over an ambient temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS4G08	SOIC-14(SOP14)	8.65mm×3.90mm
	TSSOP-14	5.00mm×4.40mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	H	L
H	L	L
L	L	L

Y=A•B
H=High Voltage Level
L=Low Voltage Level

LOGIC SYMBOL




Revision History

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.1	2021/04/16	Initial version completed
A.2	2022/03/16	1.Increase the minimum junction temperature 2.Added the TAPE AND REEL INFORMATION

PIN CONFIGURATIONS



SOIC-14(SOP14)/TSSOP-14

PIN DESCRIPTION

PIN	NAME	I/O TYPE	FUNCTION
SOIC-14(SOP14)/TSSOP-14			
1	1A	I	Channel 1 logic input
2	1B	I	Channel 1 logic input
3	1Y	O	Logic level output1
4	2A	I	Channel 2 logic input
5	2B	I	Channel 2 logic input
6	2Y	O	Logic level output2
7	GND	-	Ground
8	3Y	O	Logic level output3
9	3A	I	Channel 3 logic input
10	3B	I	Channel 3 logic input
11	4Y	O	Logic level output4
12	4A	I	Channel 4 logic input
13	4B	I	Channel 4 logic input
14	Vcc	-	Power Supply

SPECIFICATIONS

Absolute Maximum Ratings ⁽¹⁾

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.5	V
V _I	Input voltage range ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high or low state ⁽²⁾ ⁽³⁾	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0	-50	mA
I _{OK}	Output clamp current	V _O <0	-50	mA
I _O	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
T _J	Junction temperature	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the *Recommended Operating Conditions table*.

ESD Ratings

		VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM)	±8000	V
		Machine model (MM)	±500	V

Thermal Information:

THERMAL METRIC		RS4G08		UNIT
		14PINS		
		SOIC-14(SOP14)	TSSOP-14	
R _{θJA}	Junction-to-ambient thermal resistance	122.2	141.2	°C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	80.9	78.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	80.6	85.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	40.4	27.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	80.3	85.5	°C/W
R _{θJC(bot)}	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

PACKAGE/ORDERING INFORMATION

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING ⁽¹⁾	PACKAGE OPTION
RS4G08	RS4G08XP	-40°C ~+125°C	SOIC-14(SOP14)	RS4G08	Tape and Reel,4000
	RS4G08XQ	-40°C ~+125°C	TSSOP-14	RS4G08	Tape and Reel,4000

NOTE:

- (1) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25^\circ\text{C}$, unless otherwise noted.) ⁽¹⁾

Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	V_{CC}	Operating	1.65	5.5	V
		Data retention only	1.5	5.5	
High-level input voltage	V_{IH}	$V_{CC}=1.65\text{V to }1.95\text{V}$	$0.65 \times V_{CC}$		V
		$V_{CC}=2.3\text{V to }2.7\text{V}$	1.7		
		$V_{CC}=3\text{V to }3.6\text{V}$	2.2		
		$V_{CC}=4.5\text{V to }5.5\text{V}$	$0.7 \times V_{CC}$		
Low-level input voltage	V_{IL}	$V_{CC}=1.65\text{V to }1.95\text{V}$		$0.15 \times V_{CC}$	V
		$V_{CC}=2.3\text{V to }2.7\text{V}$		0.3	
		$V_{CC}=3\text{V to }3.6\text{V}$		0.4	
		$V_{CC}=4.5\text{V to }5.5\text{V}$		$0.15 \times V_{CC}$	
Input voltage	V_I		0	5.5	V
Output voltage	V_O		0	V_{CC}	V
Input transition rise or fall	t_r, t_f	$V_{CC}=1.8\text{V} \pm 0.15\text{V}, 2.5\text{V} \pm 0.2\text{V}$		20	ns/V
		$V_{CC}=3.3\text{V} \pm 0.3\text{V}$		10	
		$V_{CC}=5\text{V} \pm 0.5\text{V}$		5	
Operating temperature	T_A		-40	+125	$^\circ\text{C}$

DC Characteristics


PARAMETER	TEST CONDITIONS	V_{CC}	TEMP	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -100\mu\text{A}$	1.65V to 5.5V	Full	$V_{CC}-0.1$			V
	$I_{OH} = -4\text{mA}$	1.65V		1.2			
	$I_{OH} = -8\text{mA}$	2.3V		1.9			
	$I_{OH} = -16\text{mA}$	3V		2.4			
	$I_{OH} = -24\text{mA}$			2.3			
	$I_{OH} = -32\text{mA}$	4.5V		3.8			
V_{OL}	$I_{OL} = 100\mu\text{A}$	1.65V to 5.5V	Full			0.1	V
	$I_{OL} = 4\text{mA}$	1.65V				0.45	
	$I_{OL} = 8\text{mA}$	2.3V				0.3	
	$I_{OL} = 16\text{mA}$	3V				0.4	
	$I_{OL} = 24\text{mA}$					0.55	
	$I_{OL} = 32\text{mA}$	4.5V				0.55	
I_i	A or B inputs	$V_I=5.5\text{V or GND}$	0V to 5.5V	+25 $^\circ\text{C}$	± 0.1	± 1	μA
				Full		± 5	
I_{off}	$V_I \text{ or } V_O=5.5\text{V}$	0	+25 $^\circ\text{C}$	± 0.1	± 1	μA	
			Full		± 10		
I_{CC}	$V_I=5.5\text{V or GND}, I_O=0$	1.65V to 5.5V	+25 $^\circ\text{C}$	0.1	1	μA	
			Full		10		
ΔI_{CC}	One input at $V_{CC}-0.6\text{V}$, Other inputs at V_{CC} or GND	3V to 5.5V	Full			500	μA

AC Characteristics

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Propagation Delay	t_{pd}	$V_{CC}=1.8V\pm 0.15V$	$C_L=30pF, R_L=1k\Omega$		11.2		ns
		$V_{CC}=2.5V\pm 0.2V$	$C_L=30pF, R_L=500\Omega$		6.5		
		$V_{CC}=3.3V\pm 0.3V$	$C_L=50pF, R_L=500\Omega$		5.4		
		$V_{CC}=5V\pm 0.5V$	$C_L=50pF, R_L=500\Omega$		4.3		
Input Capacitance	C_i	$V_{CC}=0V$			4		pF
Power dissipation capacitance	C_{pd}	$V_{CC}=3.3V$	$f=10MHz$		26		pF
		$V_{CC}=5V$			31		


(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

Parameter Measurement Information



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L		R_L		V_{Δ}
	V_I	t_r/t_f							
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	1k Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	15pF	50pF	1M Ω	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	50pF	1M Ω	500 Ω	0.3V





- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.



Figure 1. Load Circuit and Voltage Waveforms

PACKAGE OUTLINE DIMENSIONS





SOIC-14(SOP14)



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.310	0.510	0.012	0.020
c	0.100	0.250	0.004	0.010
D	8.450	8.850	0.333	0.348
e	1.270(BSC)		0.050(BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°


TSSOP-14

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	4.860	5.100	0.191	0.201
E	4.300	4.500	0.169	0.177
E1	6.250	6.550	0.246	0.258
e	0.650(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-14(SOP14)	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TSSOP-14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Logic Gates](#) category:

Click to view products by [RUNIC](#) manufacturer:

Other Similar products are found below :

[74HC85N](#) [NL17SG32DFT2G](#) [CD4068BE](#) [NL17SG86DFT2G](#) [NLV14001UBDR2G](#) [NLX1G11AMUTCG](#) [NLX1G97MUTCG](#) [74LS38](#)
[74LVC1G08Z-7](#) [74LVC32ADTR2G](#) [CD4025BE](#) [MC74HCT20ADTR2G](#) [NLV17SZ00DFT2G](#) [NLV17SZ126DFT2G](#) [NLV27WZ17DFT2G](#)
[NLV74HC02ADR2G](#) [74HC32S14-13](#) [74LS133](#) [74LVC1G32Z-7](#) [74LVC1G86Z-7](#) [NLV74HC14ADR2G](#) [NLV74HC20ADR2G](#)
[NLVVHC1G09DFT1G](#) [NLX2G86MUTCG](#) [74LVC2G32RA3-7](#) [74LVC2G00HD4-7](#) [NL17SG02P5T5G](#) [74LVC2G86HK3-7](#)
[NLV7SZ97DFT2G](#) [NLVVHC1G14DFT2G](#) [NLX1G99DMUTWG](#) [NLVVHC1G00DFT2G](#) [NLV7SZ57DFT2G](#) [NLV74VHC04DTR2G](#)
[NLV27WZ00USG](#) [NLU1G86CMUTCG](#) [NLU1G08CMUTCG](#) [NL17SZ32P5T5G](#) [NL17SZ00P5T5G](#) [NL17SH02P5T5G](#) [74AUP2G00RA3-7](#)
[NLVVHC1GT00DFT2G](#) [NLV74HC02ADTR2G](#) [NLX1G332CMUTCG](#) [NLVHCT132ADTR2G](#) [NL17SG86P5T5G](#) [NL17SZ05P5T5G](#)
[NLV74VHC00DTR2G](#) [NLVVHC1G02DFT1G](#) [NLV74HC86ADR2G](#)