
### 2.5 DDR5 SDRAM X16 Ballout using MO-210

AU	1	2	3	4	5	6	7	8	9	10	11	
AT		1	2	3	4	5	6	7	8	9		
	-											
Α	NC	LBDQ	VSS	VPP				ZQ	VSS	LBDQS	NC	Α
в		VDD	VDDQ	DQU2				DQU3	VDDQ	VDD		в
С		VSS	DQU0	DQSU_t				DMU_n	DQU1	VSS		С
D		VDDQ	VSS	DQSU_c				RFU	VSS	VDDQ		D
Е		VDD	DQU4	DQU6				DQU7	DQU5	VDD		Е
F		VDD	VDDQ	DQL2				DQL3	VDDQ	VDD		F
G		VSS	DQL0	DQSL_t				DML_n	DQL1	VSS		G
Н		VDDQ	VSS	DQSL_c				RFU	VSS	VDDQ		н
J		VDD	DQL4	DQL6				DQL7	DQL5	VDD		J
К		VSS	VDDQ	VSS				VSS	VDDQ	VSS		к
L		CA_ODT	MIR	VDD				CK_t	VDDQ	TEN		L
М		ALERT_n	VSS	CS_n				CK_c	VSS	VDD		м
Ν		VDDQ	CA4	CA0				CA1	CA5	VDDQ		Ν
Ρ		VDD	CA6	CA2	1			CA3	CA7	VDD		Ρ
R		VDDQ	VSS	CA8	1			CA9	VSS	VDDQ		R
Т		CAI	CA10	CA12	1			CA13	CA11	RESET_n		Т
U	NC	VDD	VSS	VDD	1			VPP	VSS	VDD	NC	U



Note(s):

1. Additional columns and rows of inactive balls in MO-210 Terminal Pattern AU (x16) with support balls are for mechanical support only, and should not be tied to either electrically high or low.

2. Some of the additional support balls can be selectively populated under the supplier's discretion. Refer to supplier's datasheet.

### 2.4 DDR5 SDRAM X4/8 Ballout using MO-210

AN	1	2	3	4	5	6	7	8	9	10	11	
AL	•	1	2	3	4	5	6	7	8	9		
					1							
Α	NC	LBDQ	VSS	VPP				ZQ	VSS	LBDQS	NC	Α
в		VDD	VDDQ	DQ2				DQ3	VDDQ	VDD		в
с		VSS	DQ0	DQS_t				DM_n <sup>4</sup> , TDQS_t <sup>2</sup>	DQ1	VSS		с
D		VDDQ	VSS	DQS_c				TDQS_c <sup>3</sup>	VSS	VDDQ		D
Е		VDD	DQ4 <sup>1</sup>	DQ6 <sup>1</sup>				DQ7 <sup>1</sup>	DQ5 <sup>1</sup>	VDD		Е
F		VSS	VDDQ	VSS	1			VSS	VDDQ	VSS		F
G		CA_ODT	MIR	VDD				CK_t	VDDQ	TEN <sup>5</sup> (CS1_n <sup>5</sup> )		G
Н		ALERT_n	VSS	CS_n	1			CK_c	VSS	VDD		Н
J		VDDQ	CA4	CA0				CA1	CA5	VDDQ		J
κ		VDD	CA6	CA2	]			CA3	CA7	VDD		Κ
L		VDDQ	VSS	CA8				CA9	VSS	VDDQ		L
М		CAI	CA10	CA12				CA13	CA11	RESET_n		м
Ν	NC	VDD	VSS	VDD				VPP	VSS	VDD	NC	Ν

Note(s):

1 - DQ4-DQ7 are higher order DQ pins and are not connected for the x4 configuration.

2 - TDQS\_t is not valid for the x4 configuration

3 - TDQS\_c is not available for the x4 configuration

4 - DM\_n not valid for the x4 configuration

5 - For single die package (SDP) or 3DS, this pin is TEN; CS1\_n is not connected, and is used as Test Mode Enable. For dual die package (DDP), this pin is CS1\_n; and TEN is disconnected, and is used as CS1\_n.


6 - The electrical parameters for DDP package are TBD and will be covered from future ballots.

#### Figure 1 — DDR5 Ball Assignments for the x4/8 component

#### MO-210-AL (x4/x8)

1 2 3 4 5 6 7 8 9 AOOO+++OOO BOOO+++OOO COOO+++OOO
D000+++000
E = 0 = 0 + + + 0 = 0 = 0 = 0 = 0 = 0 = 0
G000+++000
H000+++000
1000+++000
L000+++000
MOOO+++000 NOOO+++000
N000+++000

## MO-210-AN (x4/x8) with support balls




O Populated ball

+ Ball not populated

Note(s):

1. Additional columns and rows of inactive balls in MO-210 Terminal Pattern AN (x4/x8) with support balls are for mechanical support only, and should not be tied to either electrically high or low.

2. Some of the additional support balls can be selectively populated under the supplier's discretion. Refer to supplier's datasheet.





Rev. 1.6, Dec. 2022 K4RAH165VB

# **16Gb B-die DDR5 SDRAM**

# 106 FBGA with Lead-Free & Halogen-Free (RoHS compliant)

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permis sion from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to inter nally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need -to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

Datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2022 Samsung Electronics Co., Ltd. All rights reserved.



**DDR5 SDRAM** 

## **Revision History**

Revision No.	History	Draft Date	<b>Remark</b>	Editor
0.9	- Preliminary datasheet	15th Jan, 2020	Preliminary	H.S.Yoon
				J.Y.Lee
0.91	- Preliminary datasheet	15th Apr, 2021	Preliminary	J.W.Cho
	• Change bin (40-40-40 → 40-39-39)			J.Y.Kim
1.0	- Final datasheet	22th Jul, 2021	Final	J.W.Cho
	Update IDD and IPP values			J.Y.Kim
1.01	- KEY FEATURES Typo Correction.	28th Jul, 2021	Final	J.W.Cho
	• Programmable Additive Latency: CL-2 clock $\rightarrow$ Delete.	,		J.Y.Kim
	• Programmable CAS Latency (posted CAS) : 26,30,32,36,40,42,46,48,52 $\rightarrow$ Programmable CAS Latency 22,26,28,30,32,36,40,42. • Programmable CAS Write Latency (CWL) = 32(DDR5-4000), 36(DDR5-4400), 40(DDR5-4800) $\rightarrow$ Programmable CAS Write Latency (CWL) = RL-2.			
	• CA4 BL*=L -> CA5 BL*=L.			
	<ul> <li>RFM is supported -&gt; RFM is not required.</li> </ul>			
	- DDR5 Function Matrix			
	• CA parity $\rightarrow$ Delete			
	• RFM(V $\rightarrow$ blank).			
1.02	- Change IDD symbol(IDD6E $\rightarrow$ IDD6R)	2nd Nov, 2021	Final	J.H.Hwang
	a havidli@hsi			J.Y.Kim
1.03	- Change IDD symbol(IDD6R $\rightarrow$ IDD7)	8th Nov, 2021	Final	J.H.Hwang
	- Change IDD symbol(IDD7 $\rightarrow$ IDD8)			J.Y.Kim
1.1	<ul> <li>8.1 CA Rx Voltage and Timings</li> <li>Add comment CS signal applies its own compliance mask independently. The all signals applied to the compliance mask</li> <li>8.5.1 Rx DQS Jitter Sensitivity Specification</li> <li>1) Parameter : Delay of any data lane relative to any other data lane</li> <li>2) Add Note 11, 12</li> <li>11) DQ to DQ offset is skew between DQs within a nibble (x4) or a byte (x8, x16) at the DDR5 SDRAM balls.</li> <li>12) This parameter is relative to the per-pin trained DQS2DQ value, and only appliesafterper-pin DQS2DQ training is complete.</li> <li>8.9.1 Parameters for DDR5 Rx Stressed Eye Tests</li> <li>1) Note 10</li> <li>The Rx stressed eye spec applies at "DDR5"(delete)-2933"MT/s"(add)and faster data rates.</li> <li>2) Note 11</li> <li>11. Add → EH/EW are measured at the slicer of the receiver Parameter</li> <li>9.3 Loopback Output Timing 3000 to 4800</li> <li>table 31 / Parameter tLBDQSQ value : MIN value "0.2" → "-" / MAX value "- " o "0.2"</li> <li>11.11 IDD7, IDDQ7 and IPP7 Patterns</li> <li>table 55 / Special Instructions</li> <li>Repeat sequence to satisfy tRRD_S(min), tFAW(min)</li> <li>→ Repeat sequence to satisfy tRRD_S(min), tFAW(min) from ns to nCK: adds 1 nCK, and rounds nCK down to the next integer value →</li> <li>"rounds tCK(AVG) down, calculates nCK, adds 1 nCK", and rounds nCK down to the next integer value</li> </ul>	29th Nov, 2021	Final	J.Y.Kim

### **Datasheet**

**DDR5 SDRAM** 

K4RAH165VB-BCQK

## **SAMSUNG**

Revision No.	History	Draft Date	<u>Remark</u>	Editor
1.2	- Change AC Timings	Dec 16th, 2021	Final	H.K.Lee
	• Average Clock Period DDR5 4000 : 0.454 $\rightarrow$ 0.500			J.Y.Kim
	• Average Clock Period DDR5 4400 : 0.416 $\rightarrow$ 0.454			
	• Average Clock Period DDR5 4800 : 0.384 $\rightarrow$ 0.416			
	<ul> <li>Four activate window for 1KB page size DDR5 4000 : Max(32nCK, 14.545ns) → Max(32nCK, 16.000ns)</li> <li>Four activate window for 2KB page size DDR5 4000 : Max(40nCK, 18.181ns) → Max(40nCK, 20.000ns)</li> <li>Four activate window for 1KB page size DDR5 4400 : Max(32nCK, 13.333ns) → Max(32nCK, 14.545ns)</li> <li>Four activate window for 2KB page size</li> </ul>			
	<ul> <li>DDR5 4400 : Max(40nCK, 16.666ns) → Max(40nCK, 18.181ns)</li> <li>Four activate window for 1KB page size DDR5 4800 : Max(32nCK, 12.307ns) → Max(32nCK, 13.333ns)</li> <li>Four activate window for 2KB page size DDR5 4800 : Max(40nCK, 15.384ns) → Max(40nCK, 16.666ns)</li> </ul>			
1.3	- Change KEY FEATURES	Sep 6th, 2022	Final	H.K.Lee
	• tRCD(min) : 16.000 → 16			J.Y.Kim
	<ul> <li>tRP(min) : 16.000 → 16</li> <li>tRAS(min) : 32.000 → 32</li> <li>tRC(min) : 48.000 → 48</li> </ul>			
1.4	- Update parameter	Sep 30th, 2022	Final	H.K.Lee
	• Specification for DRAM Input Clock Jitter : TBD $\rightarrow$ -			J.Y.Kim
	• Differential Input Voltage Levels for Clock : TBD $\rightarrow$ 8UI			
	• Differential Input Levels for DQS : TBD $\rightarrow$ 8UI			
	Single-ended Output levels : TBD → UI avid II @ hS			
	- Delete parameter			
	Tx DQ Stressed Eye Parameters: 4U to 5U			
1.5	- Update DDR5 SDRAM X16 Ballout using	Oct 14th, 2022	Final	H.K.Lee
				J.Y.Kim
1.6	<ul> <li>- 4.0 INPUT/OUTPUT FUNCTIONAL DESCRIPTION</li> <li>· Change symbol name : CS_n → CS_n, (CS1_)</li> </ul>	Dec 1st, 2022	Final	H.K.Lee
	- 7.2 7.2 Unit Interval and Jitter Definitions			J.Y.Kim
	Change text information			
	- 7.2.1 Unit Interval (UI)			
	Change text information			
	Change Figure 4. UI Definition Using Clock Waveforms			
	- [Table 10] DRAM CA, CS Parametric Values			
	Delete note 8 : 8) UI=tCK(avg)min.			
	Rx Timing Window / Unit : UI* → tCK			
	<ul> <li>CA Input Pulse Width / Unit : UI* → tCK</li> <li>10.0 Speed Bins</li> </ul>			
	Change note 12     [Table 45 ] Basic IDD, IPP and IDDQ Measurement Conditions			
	Change IDDeN, IDDeE informations			

Change IDD6N, IDD6E informations

- [ Table 58 ] Silicon pad I/O Capacitance 4000/4400/4800
- Change symbol name CIO :  $0.40 \rightarrow 0.35$
- Change symbol name CALERT : 0.4  $\rightarrow$  0.3
- 11.0 IDD, IDDQ and IPP Specification Parameters and Test Conditions
- Change Figure 42. Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements
- Change Figure 43. Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.



## SAMSUNG

## **Table Of Contents**

### 16Gb B-die DDR5 SDRAM

1.0 ORDERING INFORMATION	7
2.0 KEY FEATURES	7
3.0 PACKAGE PINOUT/MECHANICAL DIMENSION & ADDRESSING	8
3.2 FBGA Package Dimensions (x16)	
4.0 INPUT/OUTPUT FUNCTIONAL DESCRIPTION	
5.0 DDR5 SDRAM ADDRESSING	
6.0 AC & DC OPERATION CONDITIONS 6.1 Absolute Maximum Ratings 6.2 DC Operating Conditions	13
6.3 DRAM Component Operating Temperature Range	
7.0 AC & DC GLOBAL DEFINITIONS	15
7.1 Bit Error Rate	
7.1.1 General Equation 7.1.2 Minimum Bit Error Rate (BER) Requirements	
7.1.2 Wining of Error Rate (BER) Requirements	
7.2.1 Unit Interval (UI)	
7.2.2 UI Jitter Definition	
7.2.3 UI-UI Jitter Definition 7.2.4 Accumulated Jitter (Over "N" UI)	17
8.0 AC & DC INPUT MEASUREMENT LEVELS	
8.1 CA Rx Voltage and Timings	
8.2 Input Clock Jitter Specification	21
8.2.1 Overview	
8.2.2 Specification for DRAM Input Clock Jitter	21
8.4 Differential Input Clock Voltage Sensitivity	
8.4.1 Differential Input Clock Voltage Sensitivity Parameter	24
8.4.2 Differential Input Voltage Levels for Clock	
8.4.3 Differential Input Slew Rate Definition for Clock (CK_t, CK_c)	
8.5.1 Rx DQS Jitter Sensitivity Specification	
8.5.2 Test Conditions for Rx DQS Jitter Sensitivity Tests	
8.6 Rx DQS Voltage Sensitivity	
8.6.2 Receiver DQS Voltage Sensitivity Parameter	
8.7 Differential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)	30
8.8 Rx DQ Voltage Sensitivity	
8.8.2 Receiver DQ Input Voltage Sensitivity Parameters.	
8.8.3 Differential Input Levels for DQS	32
8.8.4 Differential Input Slew Rate for DQS_t, DQS_c	
8.9.1 Parameters for DDR5 Rx Stressed Eye Tests	
8.10 Connectivity Test Mode - Input level and Timing Requirement	
8.10.1 Connectivity Test (CT) Mode Input Levels	
8.10.2 CMOS rail to rail Input Levels for RESET_n	
9.0 AC & DC Output Measurement Levels and Timing 9.1 Output Driver DC Electrical Characteristics for DQS and DQ	
9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ	
9.3 Loopback Output Timing	
9.3.1 ALERT_n output Drive Characteristic	
9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode 9.4 Single-ended Output Levels - VOL/VOH	
9.4 Single-Ended Output Levels - VOL/VOH for Loopback Signals	
9.6 Single-ended Output Slew Rate	
9.7 Differential Output Levels	45
9.8 Differential Output Slew Rate	45
9.9 Tx DQS Jitter	46
9.10 Tx DQ Jitter	
9.10.1 Overview	47

## **SAMSUNG**

9.10.2 Tx DQ Jitter Parameters 9.11 Tx DQ Stressed Eye 9.11.1 Tx DQ Stressed Eye Parameters 10.0 Speed Bins	.49 .50
<ul> <li>11.0 IDD, IDDQ and IPP Specification Parameters and Test Conditions</li> <li>11.1 IDD, IDDQ and IPP Measurement Conditions</li> <li>11.2 IDD0, IDDQ0, IPP0 Pattern</li> <li>11.3 IDD0F, IDDQ0F, IPP0F Pattern</li> <li>11.4 IDD2N, IDD2P, IDD3N, IDD3P Pattern</li> <li>11.5 IDD2NT, IDDQ2NT, IPP2NT Pattern</li> <li>11.6 IDD4R, IDDQ4R, IPP4R Pattern</li> <li>11.7 IDD4W, IDDQ4W, IPP4W Pattern</li> <li>11.8 IDD5B, IDDQ5B and IPP5B Pattern</li> <li>11.9 IDD5C, IDDQ5C and IPP5C Pattern</li> <li>11.10 IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R Pattern</li> <li>11.11 IDD7, IDDQ7 and IPP7 Pattern</li> </ul>	.55 .61 .62 .63 .63 .64 .65 .66 .66
12.0 16Gb DDR5 SDRAM B-die IDD SPECIFICATION TABLE	.70
13.0 Input/Output Capacitance	
<ul> <li>14.0 Electrical Characteristics &amp; AC Timing</li></ul>	.73 .75 .76



## **1.0 ORDERING INFORMATION**

[Table 1] Ordering Information Table

Organization	DDR5-4800(40-39-39) <sup>1</sup>	Package
1Gx16	K4RAH165VB-BCQK	106 FBGA

NOTE :

1) Speed bin is in order of CL-tRCD-tRP.

2) Backward compatible to lower frequency.

## 2.0 KEY FEATURES

#### [Table 2] Speed Bins

Speed	DDR5-4000	DDR5-4400	DDR5-4800	Unit	
Speed	32-32-32	36-36-36	40-39-39	Cim	
tCK(min)	0.500	0.454	0.416	ns	
CAS Latency	32	36	40	nCK	
tRCD(min)	16	16	16	ns	
tRP(min)	16	16	16	ns	
tRAS(min)	32	32	32	ns	
tRC(min)	48	48	48	ns	

- JEDEC standard compliant.
- VDD = VDDQ = 1.1V (1.067V(- 3%) ~ 1.166V(+6%)).
- VPP = 1.8V(1.746V(-3%) ~ 1.908V(+6%)).
- 2000MHz  $f_{CK}$  for 4000Mb/sec/pin, 2200MHz  $f_{CK}$  for 4400Mb/sec/pin, 2400MHz  $f_{CK}$  for 4800Mb/sec/pin.
- Package : x16-16Banks(4 Bank Groups).
- Programmable CAS Latency : 22,26,28,30,32,36,40,42.
- Programmable CAS Write Latency (CWL) = RL-2.
- 16-bit pre-fetch.
- Burst Length: 16 by default. 8 with tCCD=8, which does not allow. gapless READ or WRITE, where BC8 and BL32 refer to CA5 BL\*=L.
- Bi-directional Differential Data-Strobe.
- Internal ZQ calibration via Multi-Purpose Command(MPC) ZQcal start and ZQcal Latch.
- On Die Termination (ODT) via Mode Register setting :RTT\_PARK, RTT\_WR, RTT\_NOM\_WR, RTT\_NOM\_RD.
- Average Refresh period 3.9us at lower than  $T_{CASE}$  85°C, 1.95us at 85°C <  $T_{CASE} \le$  95 °C.
- Connectivity Test Mode (TEN) is supported.
- Asynchronous Reset.
- · Package: 106 balls FBGA x16.
- All of Lead-Free products are compliant for RoHS.
- All of products are Halogen-free.
- POD (Pseudo Open Drain) interface for data input/output,command and address input.
- Internal VREF for data inputs, command/address inputs and chip select.
- External VPP for DRAM activating power.
- hPPR and sPPR are supported.
- Refresh Management(RFM) is not required.
- Package Output Driver Test Mode (SNEM) is supported.
- CAI (Command Address Inversion)..

#### 2N Mode support.

- 4-tap Decision Feedback Equalizer(DFE) is supported.
- Loopback and Bit Error Rate Test are supported.
- On-Die ECC is supported with ECC Transparency and Error Check and Scrub(ECS).
- 2-step(external and internal) WRITE Leveling is supported.
- CRC(Cyclic Redundancy Check) for READ/WRITE data integrity.
- Command Address Inversion(CAI).

The 16Gb DDR5 SDRAM B-die is organized as a 64Mbit x16 I/Os x 16banks device. This synchronous device achieves high speed double- data-rate transfer rates of up to 4800Mb/sec/pin (DDR5-4800) for general applications. The chip is designed to comply with the following key DDR5 SDRAM features such as posted CAS, Programmable CWL, Internal Calibration via MPC, On Die Termination via Mode Register setting and Asynchronous Reset.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the crosspoint of differential clocks (CK rising and  $\overline{CK}$  falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and  $\overline{DQS}$ ) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a  $\overline{RAS}/\overline{CAS}$  multiplexing style. The DDR5 device operates with 1.1V (1.067V~1.166V) and 1.8V (1.746V~1.908V) power supply.


The 16Gb DDR5 B-die device is available in 106ball FBGAs(x16).

NOTE :

This is an abstract of full DDR5 specification and does not cover the common features which are described in "Device Operation Datasheet".
 The functionality described and the timing specifications included in this datasheet are for the DLL Enabled mode of operation.

## 3.0 PACKAGE PINOUT/MECHANICAL DIMENSION & **ADDRESSING**

## 3.1 x16 Package Pinout (Top view): 106ball FBGA Package



	rt balls
$\begin{array}{c} 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 101 \\ A & 0 & 0 & 0 & 0 & + & + & 0 & 0 & 0 \\ B & + & 0 & 0 & 0 & + & + & 0 & 0 & 0 \\ C & + & 0 & 0 & 0 & + & + & 0 & 0 & 0 \\ C & + & 0 & 0 & 0 & + & + & 0 & 0 & 0 \\ F & + & 0 & 0 & 0 & 0 & + & + & 0 & 0 & 0$	7 8 9 10 11 +0000+ +0000+ +0000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +00000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +0000+ +000000

## 1 2 3 4 5 6 7 8 9 A 000+++000 B 000+++000

MO-210-AT (x16)

c000+++000
D000+++000
E 000+++000
FOOO+++OOO
GOOO+++OOO
нооо+++ооо
1000+++000
кооо+++ооо
L000+++000
M000+++000
NOOO+++OOO
P000+++000
R 000+++000
⊺000+++000
000+++000
0000+++0000

### O Populated ball

#### + Ball not populated

Note(s):


1. Additional columns and rows of inactive balls in MO-210 Terminal Pattern AU (x16) with support balls are for mechanical support only, and should not be tied to either electrically high or low.

2. Some of the additional support balls can be selectively populated under the supplier's discretion. Refer to supplier's datasheet.

**DDR5 SDRAM** 

K4RAH165VB-BCQK

## 3.2 FBGA Package Dimensions (x16)



## **4.0 INPUT/OUTPUT FUNCTIONAL DESCRIPTION**

[Table 3] Input/Output Function Description

Symbol	Туре	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CS_n, (CS1_)	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS_n is also used to enter and exit the parts from power down modes.
DM_n, DMU_n, DML_n Input		Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5]=1. DM is not supported for x4 device.
CA [13:0]	Input	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi-cycle, the pins may not be interchanged between devices on the same bus.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of V <sub>DDQ</sub> ,
DQ	Input / Output	Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR5 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When enabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via MR5:OP[4]=0, DM_n/TDQS_t shall provide the data mask function depending on MR5:OP[5]; TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via MR5:OP[4]=0.
ALERT_n	Input/Output	Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to V <sub>DDQ</sub> on board.
TEN	Input	Connectivity Test Mode Enable: Required on x4, x8 & x16 devices. HIGH in this pin shall enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail signal with AC high and low at 80% and 20% of V <sub>DDQ</sub> . Using this signal or not is dependent on System. This pin may be DRAM internally pulled low through a weak pull- down resistor to VSS.
MIR	Input	Mirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs. Standard mode. With the MIR pin connected (strapped) to VDDQ, the SDRAM internally swaps even numbered CA with the next higher odd number CA. Normally the MIR pin must be tied to VSS if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1) CA4 with CA5 (not CA3). Note that the CA[13] function is only relevant for certain densities (including stacking) of DRAM component. In the case that CA[13] is not used, its ball location, considering whether MIR is used or not, should be connected (Strapped) to VDDQ. No active signaling requirements defined.
CAI	Input	Command & Address Inversion: With the CAI pin connected (strapped) to VDDQ, DRAM internally inverts the logic level present on all the CA signals. Normally the CAI pin must be connected to VSS if no CA inversion is required. No active signaling requirements defined.
CA_ODT	Input	ODT for Command and Address. Apply Group A settings if the pin is connected (strapped) to VSS and apply Group B settings if the pin is connected (strapped) to V <sub>DDQ</sub> . No active signalling requirements defined.
LBDQ	Output	Loopback Data Output: The output of this device on the Loopback Output Select defined in MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].

**Datasheet** 

K4RAH165VB-BCQK

## **SAMSUNG**

Symbol	Туре	Function
LBDQS	Output	Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0].
RFU	Input/Output	Reserved for future use
NC		No Connect: No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply: 1.1 V
VDD	Supply	Power Supply: 1.1 V
VSS	Supply	Ground
VPP	Supply	DRAM Activating Power Supply: 1.8V
ZQ	Reference	Reference Pin for ZQ calibration. This ball is tied to an external 240 ohm resistor(RZQ), which is tied to $V_{SS}$ .

## **5.0 DDR5 SDRAM ADDRESSING**

[ Table 4 ] 16Gb Addressing Table

	Configuration	1Gb x16	
	BG Address	BG0~BG1	
Bank Address	Bank Address in a BG	BA0~BA1	
	# BG / # Banks per BG / # Banks	4 / 4 / 16	
	Row Address		
	Column Address	C0~C9	
	Page size	2KB	
	Chip IDs / Maximum Stack Height	CID0~3 / 16H	



## 6.0 AC & DC OPERATION CONDITIONS

## 6.1 Absolute Maximum Ratings

#### [ Table 5 ] Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.4	V	1
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.4	V	1
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 2.1	V	
V <sub>IN,</sub> V <sub>OUT</sub>	Voltage on any pin relative to Vss	-0.3 ~ 1.4	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

NOTE :

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2) Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

## 6.2 DC Operating Conditions

#### [Table 6] DC Operating Conditions

Symbol	Symbol Parameter		neter Low Freq Voltage Spec Freq: DC to 2MHz				Z(f) Spec Freq: 2Mhz to 10Mhz		Z(f) Spec Freq: 20Mhz	
		Min.	Typ.	M <mark>ax.</mark>	Unit	Zmax	Unit	Zmax	Unit	
VDD	Device Supply Voltage	1.067 (-3%)	1.1	1.166 (+6%)	v	TBD	mOhm	TBD	mOhm	1,2,3
VDDQ	Supply Voltage for I/O	1.067 (-3%)	1.1	1.166 (+6%)	v	TBD	mOhm	TBD	mOhm	1,2,3
VPP	Core Power Voltage	1.746 (-3%)	1.8	1.908 (+6%)	V	TBD	mOhm	TBD	mOhm	3


#### NOTE :

1) VDD must be within 66mV of VDDQ

2) AC parameters are measured with VDD and VDDQ tied together

3) This includes all voltage noise from DC to 2 MHz at the DRAM package ball

4) Z(f) is defined for all pins per voltage domain. Z(f) does not include the DRAM package and silicon die



#### Figure 1. Zprofile/Z(f) of the system at the DRAM package solder ball (without DRAM component)

A simplified electrical system load model for Z(F) with the general frequency response is shown in the figure below. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin.

**DDR5 SDRAM** 

K4RAH165VB-BCQK




Figure 2. Simplified Z(f) electrical model and frequency response of PDN at the DRAM pin without the DRAM component

## 6.3 DRAM Component Operating Temperature Range

#### [ Table 7 ] DC Operating Temperature Range

Symbol	Parameter 0avid	Temperature F	Range (Unit: °C)	Grade	Notes	
ey		Min	Max	Crude	notoo	
<sup>T</sup> oper_normal	Normal Operating Temperature	0	85	NT	1,2,3,4	
<sup>T</sup> oper_extended	Extended Operating Temperature	0	95	XT	1,2,3,4,5	

NOTE :

a) Operating temperature symbols, ranges, action in a reference inform acts 2402-1.
 b) Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
 c) All DDR5 SDRDAMs are required to operate in NT and XT temperature ranges.
 d) When operating above 85°C, the host shall provide appropriate Refresh mode controls associated with the increased temperature range. The full description of these settings are defined in Table 68 in section 4.13.5.

5) Operating Temperature for 3DS needs to be derated by the number of DRAM dies as: [TOPER - (2.5°C × log2N)], where N is the number of the stacked dies.

<sup>1)</sup> All operating temperature symbols, ranges, acronyms are referred from JESD402-1.

**DDR5 SDRAM** 

K4RAH165VB-BCQK

## 7.0 AC & DC GLOBAL DEFINITIONS

## 7.1 Bit Error Rate

This section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of Confidence.

## 7.1.1 General Equation

$$n = \left(\frac{1}{BER}\right) \left[ -\ln(1 - SLC) + \ln\left(\sum_{k=0}^{N} \frac{(n \cdot BER)^{k}}{k!}\right) \right]$$

Where:

n = number of bits in a trial SLC = statistical level of confidence BER = Bit Error Rate k = intermediate number of specific errors found in trial N = number of errors recorded during trial

If no, errors are assumed in a given test period, the second term drops out and the equation becomes:

$$n = \left(\frac{1}{BER}\right) \left[-\ln(1 - SLC)\right]$$

JEDEC recommends testing to 99.5% confidence levels; however, one may choose a number that is viable for their own manufacturing levels. To determine how many bits of data should be sent (again, assuming zero errors, or N=0), using BER=E<sup>-9</sup> and confidence level SLC=99.5%, the result is n=(1/ BER)(-In(1-0.995) =5.298x109.

Results for commonly used confidence levels of 99.5% down to 70% are shown in Table 8.

#### [ Table 8 ] Estimated Number of Transmitted Bits (n) for the confidence level of 70% to 99.5%

Number		n = -In(1-SLC)/BER									
Errors	99.5%	99%	95%	90%	85%	80%	75%	70%			
0	5.298/BER	4.61/BER	2.99/BER	2.3/BER	1.90/BER	1.61/BER	1.39/BER	1.20/BER			

### 7.1.2 Minimum Bit Error Rate (BER) Requirements

**Table 9** specifies the Ulavg and Bit Error Rate requirements over which certain receiver and transmitter timing and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E<sup>-9</sup>.

#### [ Table 9 ] Minimum BER Requirements for Rx/Tx Timing and Voltage Tests

Parameter	Symbol		DDR5- 4000-4800	Unit	Notes		
		Min	Nom	Мах			
Average UI	UI <sub>AVG</sub>	0.999* nominal	1000/f	1.001* nominal	ps	1	
Number of UI (min)	N <sub>Min_UI_Validation</sub>	5.3x10 <sup>9</sup>	-	-	UI	2	
Bit Error Rate	BER <sub>Lane</sub>	-	-	E <sup>-16</sup>	Events	3,4,5	

#### NOTE :

1) Average UI size, "f" is data rate

2) # of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E<sup>-9</sup>.

3) This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not be possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this parameter has to be validated in selected systems using a suitable methodology as deemed by the platform.

4) Bit Error Rate per lane. This is a raw bit error rate before any correction. This parameter is primarily used to determine electrical margins during electrical analysis and measurements that are located between two interconnected devices.

5) This is the minimum BER requirements for testing timing and voltage parameters listed in Input Clock Jitter, Rx DQS & DQ Voltage Sensitivity, Rx DQS Jitter Sensitivity, Rx DQ Stressed Eye, Tx DQS Jitter, Tx DQ Jitter, and Tx DQ Stressed EH/EW specifications.

## 7.2 Unit Interval and Jitter Definitions

This section describes the Unit Interval (UI) and UI Jitter definitions associated with the jitter parameters specified in the Input Clock Jitter, Rx Stressed Eye, Tx DQS Jitter, and Tx DQ Jitter sections of this specifications.

### 7.2.1 Unit Interval (UI)

The definition of Unit Interval (UI) is a minimum time interval between condition changes of a signal. DDR-based signals are referenced to the differential crossing point of CK\_t and CK\_c. 2UI=1tCK for DDR-based signals (for example, DQ, DQS).

The UI definitions shown in Figure 3 and Figure 4 are for DDR-based signals. The times at which the differential crossing points of the clock occur are defined at t1, t2, ..., tn-1, tn. The UI at index "n" is defined as an arbitrary time in steady state, where n=0 is chosen as the starting crossing point.

$$UI_n = t_n - t_{n-1}$$






Figure 4. UI Definition Using Clock Waveforms

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS. Rev. 1.6 CONFIDENTIAL

### 7.2.2 UI Jitter Definition

If a number of UI edges are computed or measured at times t1, t2, ..., tn-1, tn,..., tK, where K is the maximum number of samples, then the UI jitter at any instance "n" is defined in Figure 5, where T = the ideal UI size.

 $UI(jit)_{n} = (t_{n} - t_{n-1}) - T, n=1,2,3,...,K$ 

#### Figure 5. UI Jitter for "nth" UI Definition (in terms of ideal UI)

In a large sample with random Gaussian-like jitter (therefore very close to symmetric distribution), the average of all UI sizes usually turns out to be very close to the ideal UI size.

The equation described in Figure 5 assumes starting from an instant steady state, where n=0 is chosen as the starting point. 1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 GT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.

Deterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency components present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and analyzed in terms of statistical distribution to convert to a bit error rate (BER) for the link.

### 7.2.3 UI-UI Jitter Definition

UI-UI (read as "UI to UI") jitter is defined to be the jitter between two consecutive UI as shown in Figure 6.



### 7.2.4 Accumulated Jitter (Over "N" UI)

Accumulated iitter is defined as the iitter accumulated over any consecutive "N" UI as shown in Figure 7.

$$T_{acc}^{N} = \sum_{p=m}^{m+N-1} (UI_{p} - \overline{UI})$$
 m=1,2,...,K-N

Figure 7. Definition of Accumulated Jitter (over "N" UI)

where UI is defined in the equation shown in Figure 8.

$$\overline{UI} = \frac{\sum_{p=1}^{K} UI_p}{K} \quad p=1,2,...,N,...,K$$

Figure 8. Definition of UI

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR **HEADQUARTERS OF SAMSUNG ELECTRONICS.** 

Rev. 1.6 CONFIDENTIAL

## 8.0 AC & DC INPUT MEASUREMENT LEVELS 8.1 CA Rx Voltage and Timings

The following draft assumes internal CA VREF. If the VREF is external, the specs will be modified accordingly.

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA signals apply the same compliance mask and CS signal applies its own compliance mask independently. All signals applied to the compliance mask operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.






Figure 10. Across pin V<sub>REF</sub>CA voltage variation

Vcent\_CA(pin mid) is defined as the midpoint between the largest Vcent\_CA voltage level and the smallest Vcent\_CA voltage level across all CA and CS pins for a given DRAM component. Each CA Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 10. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level V<sub>REF</sub> will be set by the system to account for Ron and ODT settings.



CK\_t/CK\_c crossing at the DRAM pin, but is assumed to be center aligned at the DRAM Latch.

Figure 11. CA Timings at the DRAM Pins



#### NOTE :

1)SRIN\_cIVW=VcIVW\_Total/(tr or tf), signal must be monotonic within tr and tf range.

Figure 12. CA TcIPW and SRIN\_cIVW definition (for each input pulse)




Figure 13. CA VIHL\_AC definition (for each input pulse)

#### [Table 10] DRAM CA, CS Parametric Values

Parameter	Symbol	DDR5-4000		DDR5-4400		DDR5-4800		Unit	Notes
Falameter	Symbol	Min	Max	Min	Max	Min	Max	Onic	Notes
Rx Mask voltage - p-p	VciVW	-	140	-	130	-	130	mV	1,2,4
Rx Timing Window	TcIVW	/	0.2	-	0.2	-	0.2	tCK	1,2,3,4
CA Input Pulse Amplitude	VIHL_AC	160		150		150		mV	7
CA Input Pulse Width	TcIPW	0.58		0.58		0.58		tCK	5
Input Slew Rate over VcIVW	SRIN_cIVW	1	7	1	7	1	7	V/ns	6

#### NOTE :

1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2) Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA(pin mid).
3) Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.

4) Defined over the CA internal V<sub>REF</sub> range. The Rx mask at the view within the internal V<sub>REF</sub> CA range irrespective of the input signal common mode.
5) CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6) Input slew rate over VcIVW Mask centered at Vcent\_CA(pin mid).
7) VIHL\_AC does not have to be met when no transitions are occurring.

## 8.2 Input Clock Jitter Specification

### 8.2.1 Overview

The clock is being driven to the DRAM either by the RCD for L/RDIMM modules, or by the host for U/SODIMM modules.




Figure 14. HOST driving clock signals to the DRAM

### 8.2.2 Specification for DRAM Input Clock Jitter

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. Input clock violating the min/max jitter values may result in malfunction of the DDR5 SDRAM device.

#### [ Table 11 ] DRAM Input Clock Jitter Specifications

[BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak]

Parameter	Symbol	DDR5	5-4000	DDR	5-4400	DDR	5-480 <mark>0</mark>	Unit	Notes
Faidilietei	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DRAM Reference clock frequency	tCK	0.9999* f0	1.0001* f0	0.9999* f0	1.0001* f0	0.9999* f0	1.0001* f0	MHz	1,11
Duty Cycle Error	tCK_Duty_UI_Error	-	0.05	-	0.05	-	0.05	UI	1,4,11
Rj RMS value of 1-UI Jitter	tCK_1UI_Rj_NoBUJ	-	0.0037	-	0.0037	-	0.0037	UI (RMS)	3,5,11
Dj pp value of 1-UI Jitter	tCK_1UI_Dj_NoBUJ	-	0.030	-	0.030	-	0.030	UI	3,6,11
Tj value of 1-UI Jitter	tCK_1UI_Tj_NoBUJ	-	0.090	-	0.090	-	0.090	UI	3,6,11
Rj RMS value of N-UI Jitter, where N=2,3	tCK_NUI_Rj_NoBUJ, where N=2,3	-	0.0040	-	0.0040	-	0.0040	UI (RMS)	3,7,11
Dj pp value of N-UI Jitter, where N=2,3	tCK_NUI_Dj_NoBUJ, where N=2,3	-	0.074	-	0.074	-	0.074	UI	3,7,11
Tj value of N-UI Jitter, where N=2,3	tCK_NUI_Tj_NoBUJ, where N=2,3	-	0.140	-	0.140	-	0.140	UI	3,8,11
Rj RMS value of N-UI Jitter, where N=4,5,6,,30	tCK_NUI_Rj_NoBUJ, where N=4,5,6,,30	-	-	-	-	-	-	UI (RMS)	3,9,11,12
Dj pp value of N-UI Jitter, N=4,5,6,,30	tCK_NUI_Dj_NoBUJ, where N=4,5,6,,30	-	-	-	-	-	-	UI	3,10,11,12
Tj value of N-UI Jitter, N=4,5,6,,30	tCK_NUI_Tj_NoBUJ, where N=4,5,6,,30	-	-	-	-	-	-	UI	3,10,11,12

## DDR5 SDRAM

K4RAH165VB-BCQK

## SAMSUNG

NOTE :


- NOTE:
  1) f0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600.
  2) Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock.
- 2) Rise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock.
   3) On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility
   4) Duty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between average of all UI and average of all even UI.
   5) Rj RMS value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD.
   6) Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD.</li>
   7) Ris RNS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD.</li>
   7) Ris RNS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after softw

of DCD. 7) Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD. 8) Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD. 9) Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD. 9) Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD. 10) Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD. 11) The validation methodology for these parameters will be covered in future ballots. 12) If the clock meets total jitter Tj at BER of  $1E^{-16}$ , then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj +  $16.2^*$ Rj

for BER of 1E<sup>-16</sup>.



## 8.3 Differential Input Clock (CK\_t, CK\_c) Cross Point Voltage (VIX)



#### [ Table 12 ] Crosspoint Voltage (VIX) for Differential Input Clock

Parameter	Symbol	DDR5-400	0 to 4800	Unit	Note
i arameter	Symbol	min max		Onit	NOLE
Clock differential input crosspoint voltage ratio	VIX_CK_Ratio	-	50	%	1,2,3

#### NOTE :

1) The VIX\_CK voltage is referenced to VCKmid(mean) = (CK\_t voltage + CK\_c voltage) /2, where the mean is over 8 UI.

2) VIX\_CK\_Ratio = ([VIX\_CK] / |VRMS])\*100%, where VRMS = RMS(CK\_t voltage - CK\_c voltage).
 3) Only applies when both CK\_t and CK\_c are transitioning.

## 8.4 Differential Input Clock Voltage Sensitivity

The differential input clock voltage sensitivity test provides the methodology for testing the receiver's sensitivity to clock by varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise. This specifies the Rx voltage sensitivity requirement. The system input swing to the DRAM must be larger than the DRAM Rx at the specified BER.




Figure 16. Example of DDR5 Memory Interconnect

## 8.4.1 Differential Input Clock Voltage Sensitivity Parameter

Differential input clock (CK\_t, CK\_c) VRx\_CK is defined and measured as shown below. The clock receiver must pass the minimum BER requirements for DDR5.


#### [ Table 13 ] Differential Input Clock Voltage Sensitivity Parameter

Parameter	Symbol	DDR5	-4000	DDR5	-4400	DDR5	-4800	Unit	Note
	Symbol	min	max	min	max	min	max	Onic	Note
Input Clock Voltage Sensitivity (differential pp)	VRx_CK	-	180	-	180	-	160	mV	1,2

#### NOTE :

1) Refer to the minimum BER requirements for DDR5

2) The validation methodology is TBD



## 8.4.2 Differential Input Voltage Levels for Clock

[ Table 14 ] Differential Clock (CK\_t, CK\_c) Input Levels

From	Parameter	DDR5 4000 ~ 4800	Note
V <sub>IHdiff</sub> CK	Differential input high measurement level (CK_t, CK_c)	0.75 x Vdiffpk-pk	1,2
V <sub>ILdiff</sub> CK	Differential input low measurement level (CK_t, CK_c)	0.25 x Vdiffpk-pk	1,2

#### NOTE :


1) Vdiffpk-pk defined in Figure 18.

2) Vdiffpk-pk is the mean high voltage minus the mean low voltage over UI samples.

3) All parameters are defined over the entire clock common mode range.

## 8.4.3 Differential Input Slew Rate Definition for Clock (CK\_t, CK\_c)

Input slew rate for differential signals (CK\_t, CK\_c) are defined and measured as shown below.



#### [ Table 15 ] Differential Input Slew Rate Definition for CK\_t, CK\_c

Parameter	Meas	ured	Defined by	Note
Falanielei	From	То	Defined by	Note
Differential Input slew rate for rising edge (CK_t - CK_c)	VIL <sub>diff</sub> CK	VIH <sub>diff</sub> CK	(VIH <sub>diff</sub> CK - VIL <sub>diff</sub> CK) /deltaTRdiff	
Differential Input slew rate for falling edge (CK_t - CK_c)	VIH <sub>diff</sub> CK	VIL <sub>diff</sub> CK	(VIH <sub>diff</sub> CK - VIL <sub>diff</sub> CK) /deltaTFdiff	

#### [ Table 16 ] Differential Input Slew Rate for CK\_t, CK\_c

Parameter	Symbol	DDR5	-4000	DDR5	-4400	DDR5	-4800	Unit	Note
Falameter	Symbol	min	max	min	max	min	max	onit	Note
Differential Input Slew Rate for CK_t, CK_c	SRIdiff_CK	2	14	2	14	2	14	V/ns	

davidli@hsrp.com.cn

## 8.5 Rx DQS Jitter Sensitivity

The receiver DQS jitter sensitivity test provides the methodology for testing the receiver's strobe sensitivity to an applied duty cycle distortion (DCD) and/ or random jitter (Rj) at the forwarded strobe input without adding jitter, noise and ISI to the data. The receiver must pass the appropriate BER rate when no cross-talk nor ISI is applied, and must pass through the combination of applied DCD and Rj.




Figure 19. SDRAM's Rx Forwarded Strobes for Jitter Sensitivity Testing

## 8.5.1 Rx DQS Jitter Sensitivity Specification

The following table provides Rx DQS Jitter Sensitivity Specification for the DDR5 DRAM receivers when operating at various possible transfer rates. These parameters are tested on the CTC2 card without Rx Equalization set. Additive DFE Gain Bias can be set.

#### [ Table 17 ] Rx DQS Jitter Sensitivity Specification

[BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter]

Parameter	Symbol	DDR5-	4 <b>00</b> 0	DDR5-4400		DDR5-4800		Unit	Notes
Falameter	Symbol	Min	Max	Min	Max	Min	Max	om	cn
DQ Timing Width	tRx_DQ_tMargin	0.825	-	0.825		0.825	-	UI	1,2,3,8, 9,10
Degradation of timing width compared to tRx_DQ_tMargin, with DCD injection in DQS	∆tRx_DQ_tMargin_ DQS_DCD	-	0.06	-	0.06	-	0.06	UI	1,4,8,9, 10
Degradation of timing width compared to tRx_DQ _tMargin, with Rj injection in DQS	∆tRx_DQ_tMargin_ DQS_Rj	-	0.09	-	0.09	-	0.09	UI	1,5,8,9, 10
Degradation of timing width compared to tRx_DQ_tMargin, with both DCD and Rj injection in DQS	∆tRx_DQ_tMargin_ DQS_DCD_Rj	-	0.15	-	0.15	-	0.15	UI	1,2,6,8, 9,10
Delay of any data lane relative to the DQS_t/DQS_c crossing	tRx_DQS2DQ	1	3	1	3.25	1	3.5	ps	1,7,8,9, 10
Delay of any data lane relative to any other data lane	tRX_DQ2DQ	-	50	-	50	-	50	ps	1,7,8,9, 10,11,1 2

Datasheet

#### NOTE :

1) Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter

2) Each of tRx\_DQ\_tMargin\_DQS\_DCD, tRx\_DQ\_tMargin\_DQS\_Rj, and tRx\_DQ\_tMargin\_DQS\_DCD\_Rj can be relaxed by up to 5% if tRx\_DQ\_tMargin exceeds the spec by 5% or more

3) DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9

4) Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe DQS compared to tRx\_DQ\_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 "1s" and 3 "0s"

5) Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe DQS measured at BER=E-9, compared to tRx\_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.

6) Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded strobe DQS measured at BER=E-9, compared to tRx\_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for Rx DQS Jitter Sensitivity Testing.

7) Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects of data clock mismatches in Tx and on the medium connecting Tx and Rx.

8) All measurements at BER=E-9

9) This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing

10) The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.

11) DQ to DQ offset is skew between DQs within a nibble (x4) or a byte (x8, x16) at the DDR5 SDRAM balls.

12) This parameter is relative to the per-pin trained DQS2DQ value, and only appliesafterper-pin DQS2DQ training is complete.



### 8.5.2 Test Conditions for Rx DQS Jitter Sensitivity Tests

Table 18 lists the amount of Duty Cycle Distortion (DCD) and/or Random Jitter (Rj) that must be applied to the forwarded strobe when measuring the Rx DQS Jitter Sensitivity parameters specified in Table 18.

#### [ Table 18 ] Test Conditions for Rx DQS Jitter Sensitivity Testing

Parameter	Symbol	DI	DR5-4000	DI	DR5-4400	DE	DR5-4800	Unit	Notes	
Farameter	Min		Мах	Min	Мах	Min	Мах	Onit	Notes	
Applied DCD to the DQS	tRx_DQS_DCD	-	0.045	-	0.045	-	0.045	UI	1,2,3,6,7,10	
Applied Rj RMS to the DQS	tRx_DQS_Rj	-	0.0075	-	0.0075	-	0.0075	UI (RMS)	1,2,4,6,8,10	
Applied DCD and Rj RMS to the DQS	tRx_DQS_DCD_Rj	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	-	0.045UI DCD + 0.0075UI Rj RMS	UI	1,2,5,6,7,9,10	

#### NOTE :

1) While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.

2) The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin

3) Various DCD values should be tested, complying within the maximum limits

 4) Various Rj values should be tested, complying within the maximum limits
 5) Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin degradation as a result of these injected jitter is specified in a separate table

6) Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 "1s" and 3 "0s" is used for this test

7) Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)

8) RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)

9) Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)

10) The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.

## 8.6 Rx DQS Voltage Sensitivity

### 8.6.1 Overview

The receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver's sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise.




Figure 20. Example of DDR5 Memory Interconnect

### 8.6.2 Receiver DQS Voltage Sensitivity Parameter

Input differential (DQS\_t, DQS\_c) VRx\_DQS is defined and measured as shown below. The receiver must pass the minimum BER requirements for DDR5. These parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.

#### [ Table 19 ] Rx DQS Input Voltage Sensitivity Parameter

Parameter		DDR	5-4000	DDR	5-4400	DDR	5-4800		
	Symbol	M in	Max	Min	Max	Min	Max	Unit	Notes
DQS Rx Input Voltage Sensitivity (differential pp)	VRx_DQS	avid	105	nsrn	100	n.cn	100	mV	1,2,3

#### NOTE :

1) Refer to the minimum BER requirements for DDR5

2) The validation methodology for this parameter will be covered in future JEDEC ballot(s)

3) Test using clock like pattern of repeating 3 "1s" and 3 "0s"




Figure 21. VRx\_DQS

## 8.7 Differential Strobe (DQS\_t, DQS\_c) Input Cross Point Voltage (VIX)




Figure 22. VIX Definition (DQS)

#### [ Table 20 ] Crosspoint Voltage (VIX) for DQS Differential Input Signals

Parameter	Symbol	DDR5-40	00 to 4800	Unit	Notes
	Symbol	Min	Max	Unit	NOLES
DQS differential input crosspoint voltage ratio	VIX_DQS_Ratio	-	50	%	1,2,3

#### NOTE :


NOTE : 1) The VIX\_DQS voltage is referenced to VDQSmid(mean) = (DQS\_t voltage + DQS\_c voltage) /2, where the mean is over 8 UI

- 2) VIX\_DQS\_Ratio = ( $|V|X_DQS|/|V_{RMS}|$ )\*100%, where  $V_{RMS}$  = RMS(DQS\_t voltage DQS\_c voltage) 3) Only applies when both DQS\_t and DQS\_c are transitioning (including preamble)

## 8.8 Rx DQ Voltage Sensitivity

Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) and crosstalk noise.

### 8.8.1 Overview



The receiver data input voltage sensitivity test provides the methodology for testing the receiver's sensitivity to varying input voltage in the absence of

Figure 23. Example of DDR5 Memory Interconnect

### 8.8.2 Receiver DQ Input Voltage Sensitivity Parameters

Input single-ended VRx\_DQ is defined and measured as shown below. The receiver must pass the minimum BER requirements for DDR5. These parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.

Parameter	Symbol	DDR	5-4 <b>00</b> 0	DDR	5-4400	DDR	5-4800	Unit	Notes
	Symbol	Min	Max	Min	Max	Min	Max	onin	Notes
Minimum DQ Rx input voltage sensitivity applied around Vref	VRx_DQ	dli@	705	p.co	65	n-	65	mV	1,2,3

NOTE :

1) Refer to the minimum BER requirements for DDR5

2) The validation methodology for this parameter will be covered in future JEDEC ballot(s)

3) Recommend testing using clock like pattern such as repeating 3 "1s" and 3 "0s"




Figure 24. VRx\_DQ

### 8.8.3 Differential Input Levels for DQS

[ Table 22 ] Differential Input Levels for DQS (DQS\_t, DQS\_c)

From	Parameter	DDR5 4000 to 4800	Note
V <sub>IHdiff</sub> DQS	Differential input high measurement level (DQS_t, DQS_c)	0.75 x V <sub>diffpk-pk</sub>	1,2,3
V <sub>ILdiff</sub> DQS	Differential input low measurement level (DQS_t, DQS_c)	0.25 x V <sub>diffpk-pk</sub>	1,2,3


#### NOTE :

Vdiffpk-pk defined in Table 15
 Vdiffpk-pk is the mean high voltage minus the mean low voltage over UI samples

3) All parameters are defined over the entire clock common mode range

## 8.8.4 Differential Input Slew Rate for DQS\_t, DQS\_c

Input slew rate for differential signals are defined and measured as shown below.



#### [ Table 23 ] Differential Input Slew Rate Definition for DQS\_t, DQS\_c

Parameter	Mea	sured	Defined by	Notes
r drameter	From	То	Defined by	Notes
Differential Input slew rate for rising edge (DQS_t, DQS_c)	V <sub>ILdiff</sub> DQS	V <sub>IHdiff</sub> DQS	(V <sub>IHdiff</sub> DQS - V <sub>ILdiff</sub> DQS) / deltaTRdiff	
Differential Input slew rate for falling edge (DQS_t, DQS_c)	V <sub>IHdiff</sub> DQS	V <sub>ILdiff</sub> DQS	(V <sub>IHdiff</sub> DQS - V <sub>ILdiff</sub> DQS) / deltaTFdiff	

#### [ Table 24 ] Differential Input Slew Rate for DQS\_t, DQS\_c

Parameter	Symbol	DDR	5-4000	DDR	5-4400	DDR	5-4800	Unit	Notes
	Cymbol	Min	Мах	Min	Max	Min	Мах	, on the second s	Notes
Differential Input Slew Rate for DQS_t, DQS_c	SRIdiff_DQS	1.5	30	1.5	30	1.5	30	V/ns	1

#### NOTE :

1) Only applies when both DQS\_t and DQS\_c are transitioning.

## 8.9 Rx Stressed Eye

The stressed eye tests provide the methodology for creating the appropriate stress for the DRAM's receiver with the combination of ISI (both loss and reflective), jitter (Rj, Dj, DCD), and crosstalk noise. The receiver must pass the appropriate BER rate when the equivalent stressed eye is applied through the combination of ISI, jitter and crosstalk.




Figure 26. Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk




Figure 27. Example of Rx Stressed Eye Height and Eye Width

### 8.9.1 Parameters for DDR5 Rx Stressed Eye Tests

### [ Table 25 ] Test Conditions for Rx S3tressed Eye Tests

[BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak]

Devenueder	Symbol	DDR	5-4000	DDR	5-4400	DDR	5-4800	Unit	Netes
Parameter	Cymbol		Max	Min	Max	Min	Max	Unit	Notes
Eye height of stressed eye for Golden Reference Channel 1	RxEH_Stressed_Eye_Golden_Ref_Cha nnel_1	-	80	-	75	-	70	mV	1,2,3, 4,5,6,7,8 ,9
Eye width of stressed eye Golden Reference Channel 1	RxEW_Stressed_Eye_Golden_Ref_Cha nnel_1	-	0.25	-	0.25	-	0.25	UI	1,2,3, 4,5,6,7,8 ,9
Vswing stress to meet above data eye	Vswing_Stressed_Eye_Golden_Ref_Ch annel_1	-	600	-	600	-	600	mV	1.2
Injected sinusoidal jitter at 200 MHz to meet above data eye	Sj_Stressed_Eye_Golden_Ref_Channel _1	0	0.45	0	0.45	0	0.45	UI p-p	1,2
Injected Random wide band (10 MHz-1 GHz) Jitter to meet above data eye	Rj_Stressed_Eye_Golden_Ref_Channel _1	0	0.04	0	0.04	0	0.04	UI RMS	1,2
Injected voltage noise as PRBS23, or Injected voltage noise at 2.1 GHz	Vnoise_Stressed_Eye_Golden_Ref_Ch annel_1	0	125	0	125	0	125	mV p-p	1,2

NOTE :

1) Must meet minimum BER of 1E-16 or better requirement with the stressed eye at the slice of the receiver (after equalization is applied in the summer). The eye shape is verified by measuring to BER E-9 and extrapolating to BER E-16.
 2) These parameters are applied on the defined golden reference channel with parameters TBD.

3) DFE Tap 1-4 Bias settings that give the best eye margin are used and referring to Table 132. Min/Max Ranges for the DFE Tap Coefficients. DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| < 60mV) after the tap multiflier is applied. 4) Evaluated with no DC supply voltage drift.

4) Evaluated with no bosppty rotage data
5) Evaluated with no temperature drift.
6) Supply voltage noise limited according to DC bandwidth spec, see DC Operating Conditions
7) The stressed eye is to be assumed to have a diamond shape
8) The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, for this test, including the limits placed in Note 3.
9) The stressed eye is defined as centered on the DQS\_t/DQS\_c crossing during the calibration. Measurement includes an optimal set of DQS\_t/DQS\_c location, VrefDQ, and DFE solution to give the best eye margin. and DFE solution to give the best eye margin.
10) The Rx stressed eye spec applies at 2933MT/s and faster data rates.
11) EH/EW are measured at the slicer of the receiverParameter.

## 8.10 Connectivity Test Mode - Input level and Timing Requirement

During CT Mode, input levels are defined below.

TEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ CS\_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ. Test Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ. RESET\_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.

Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable.

Upon the assertion of the TEN pin, the CK\_t and CK\_c signals will be ignored and the DDR5 memory device will enter into the CT mode after time tCT\_Enable. In the CT mode, no refresh activities in the memory arrays, initiated either externally (i.e., auto-refresh) or internally (i.e., self-refresh), will be maintained.

The TEN pin may be asserted after the DRAM has completed power-on, after RESET\_n has de-asserted, the wait time after the RESET\_n de-assertion has elapsed, and prior to starting clocks (CK\_t, CK\_c).

The TEN pin may be de-asserted at any time in the CT mode. Upon exiting the CT mode, the states of the DDR5 memory device are unknown and the integrity of the original content of the memory array is not guaranteed; therefore, the reset initialization sequence is required.

All output signals at the test output pins will be stable within tCT\_valid after the test inputs have been applied to the test input pins with TEN input and CS\_n input maintained High and Low respectively.




Figure 28. Timing Diagram for Connectivity Test (CT) Mode

### [ Table 26 ] AC parameters for Connectivity Test (CT) Mode

Symbol	Min	Max	Unit
tCT_IS	0	-	ns
tCT_Enable	200	-	ns
tCT_Valid	-	200	ns

## 8.10.1 Connectivity Test (CT) Mode Input Levels

Following input parameters will be applied for DDR5 SDRAM Input Signals during Connectivity Test Mode.

### [ Table 27 ] CMOS rail to rail Input Levels for TEN, CS\_n and Test inputs

Parameter	Symbol	Min	Max	Unit	Notes
TEN AC Input High Voltage	VIH(AC)_TEN	0.8 * VDDQ	VDDQ	V	1
TEN DC Input High Voltage	VIH(DC)_TEN	0.7 * VDDQ	VDDQ	V	
TEN DC Input Low Voltage	VIL(DC)_TEN	VSS	0.3 * VDDQ	V	
TEN AC Input Low Voltage	VIL(AC)_TEN	VSS	0.2 * VDDQ	V	2
TEN Input signal Falling time	TF_input_TEN	-	10	ns	
TEN Input signal Rising time	TR_input_TEN	-	10	ns	

NOTE :

Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
 Undershoot might occur. It should be limited by Absolute Maximum DC Ratings.




Figure 29. TEN Input Slew Rate Definition

## 8.10.2 CMOS rail to rail Input Levels for RESET\_n

[ Table 28 ] CMOS rail to rail Input Levels for RESET\_n

Parameter	Symbol	Min	Max	Unit	NOTE
AC Input High Voltage	VIH(AC)_RESET	0.8*VDDQ	VDDQ	V	5
DC Input High Voltage	VIH(DC)_RESET	0.7*VDDQ	VDDQ	V	2
DC Input Low Voltage	VIL(DC)_RESET	VSS	0.3*VDDQ	V	1
AC Input Low Voltage	VIL(AC)_RESET	VSS	0.2*VDDQ	V	6
Rising time	TR_RESET	-	1.0	us	
RESET pulse width	tPW_RESET	1.0	-	us	3,4

NOTE : 1) After RESET\_n is registered LOW, RESET\_n level shall be maintained below VIL(DC)\_RESET during tPW\_RESET, otherwise, SDRAM may not be reset. 2) Once RESET\_n is registered HIGH, RESET\_n level must be maintained above VIH(DC)\_RESET, otherwise, SDRAM operation will not be guaranteed until it is reset

asserting RESET\_n signal LOW.

3) RESET is destructive to data contents.

4) This definition is applied only for "Reset Procedure at Power Stable".

5) Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.

6) Undershoot might occur. It should be limited by Absolute Maximum DC Ratings.




Figure 30. RESET\_n Input Slew Rate Definition

:

**DDR5 SDRAM** 

K4RAH165VB-BCQK



## **9.0 AC & DC Output Measurement Levels and Timing** 9.1 Output Driver DC Electrical Characteristics for DQS and DQ

The DDR5 driver supports two different Ron values. These Ron values are referred as strong(low Ron) and weak mode(high Ron). A functional representation of the output buffer is shown in the figure below.

Output driver impedance RON is defined as follows:

The individual pull-up and pull-down resistors ( $RON_{Pu}$  and  $RON_{Pd}$ ) are defined as follows:

RON<sub>Pd</sub> =

 $RON_{Pu} = \frac{V \underline{DDQ} - Vout}{|I out|}$  under the condition that RONPd is off

I out under the condition that RONPu is off




Figure 31. Output Driver Impedance Ron

### [ Table 29 ] Output Driver DC Electrical Characteristics, assuming RZQ = 240ohm; entire operating temperature range; after proper ZQ calibration

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	NOTE
		VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/7	1,2
	RON34Pd	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
34Ω		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/7	1,2
3422		VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2
	RON34Pu	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/7	1,2
		VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/5	1,2
	RON48Pd	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2
48Ω		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/5	1,2
4012		VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/5	1,2
	RON48Pu	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/5	1,2
Mismatch betwe pull-down,		VOMdc= 0.8* VDDQ	-10		10	%	1,2,3,4
Mismatch DQ-I variation pull-	,	VOMdc= 0.8* VDDQ	0		10	%	1,2,4
Mismatch DQ-I variation pull-	•	VOMdc= 0.8* VDDQ	0		10	%	1,2,4

### NOTE :

1) The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see"ZQ Calibration Commands" section.

2) Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 \* VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5 \* VDDQ and 0.95 \* VDDQ.

3) Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8\*VDD separately; Ronnom is the nominal Ron value.

> RONPu -RONPd MMPuPd = \*100 RONNOM

4) RON variance range ratio to RON Nominal value in a given component, including DQS\_t and DQS\_c.

RONPuMax -RONPuMin MMPudd = \*100 RONNOM

RONPdMax -RONPdMin \*100 MMPddd = RONNOM

5) This parameter of x16 device is specified for Upper byte and Lower byte.

## 9.2 Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ

The DDR5 Loopback driver supports 34 ohms. A functional representation of the output buffer is shown in the figure below.

VDDQ -Vout  $RON_{Pu} =$ under the condition that RONPd is off | I out | Vout  $RON_{Pd} =$ under the condition that RONPu is off | I out | Chip In Drive Mode **Output Drive** VDDQ То  $I_{Pu}$ other circuity RON<sub>Pu</sub> like RCV. LBDQS, LBDQ RON<sub>Pd</sub> lout  $V_{\text{out}}$ IPd VSSQ

Figure 32. Output Driver for Loopback Signals

[ Table 30 ] Output Driver DC Electrical Characteristics, assuming RZQ = 240ohm entire operating temperature range; after proper ZQ calibration

RON <sub>NOM</sub>	Resistor	Vout	Min	n Nom r	Max	Unit	Notes
		VOLdc= 0.5*VDDQ	0.8	1	1.1	RZQ/7	1,2
34Ω	RON34Pd	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.9	1	1.25	RZQ/7	1,2
3452		VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2
	RON34Pu	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 0.95* VDDQ	0.8	1	1.1	RZQ/7	1,2
	n pull-up and pull- /MPuPd	VOMdc= 0.8* VDDQ	-10		10	%	1,2,3,4
Mismatch LBDQS-LBDQ within device variation pull-up, MMPudd		VOMdc= 0.8* VDDQ			10	%	1,2,4
Mismatch LBDQS-LBDQ within device variation pull-dn, MMPddd		VOMdc= 0.8* VDDQ			10	%	1,2,4

### NOTE :

1) The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see"ZQ Calibration Commands" section.

2) Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 \* VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5 \* VDDQ and 0.95 \* VDDQ.

3) Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8\*VDD separately;Ronnom is the nominal Ron value.

4) RON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.

MMPddd = \_\_\_\_\_\*100

RONNOM

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

Rev. 1.6

## 9.3 Loopback Output Timing

Loopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in Figure 33.

- tLBQSH describes the single-ended LBDQS strobe high pulse width.
- tLBQSL describes the single-ended LBDQS strobe low pulse width.
- tLBQ\_HId describes the hold time of LBDQS and where LBDQ needs to remain stable.
- tLBDVW describes the data valid window per device per UI..

### [ Table 31 ] Loopback Output Timing Parameters

Speed		DDR5-4000 DDR5-4400		DDR5-4800		Units	NOTE		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Onits	NOTE
Loopback LBDQS Output Low Time	tLBQSL	0.7	-	0.7	-	0.7	-	tCK	1
Loopback LBDQS Output High Time	tLBQSH	0.7	-	0.7	-	0.7	-	tCK	1
Loopback Setup time for LBDQS	tLBQ_Set	0.5	-	0.5	-	0.5	-	tCK	1,2
Loopback Hold time for LBDQS	tLBQ_Hld	0.5	-	0.5	-	0.5	-	tCK	1,2
Loopback Data valid window of each UI per DRAM	tLBDVW	1.6	2	1.6	-	1.6	-	tCK	1

### NOTE :

Based on Loopback 4-way interleave setting (see MR53).
 tLBQ\_Set is measured from LBDQ first transition to LBDQS falling edge and tLBQ\_HId is measured from LBDQS falling edge to LBDQ last transition.





Figure 33. Loopback Strobe to Data Relationship


**DDR5 SDRAM** 

K4RAH165VB-BCQK

## 9.3.1 ALERT\_n output Drive Characteristic

A functional representation of the output buffer is shown in the figure below. Output driver impedance RON is defined as follows:







Resistor	Vout	Min	Мах	Unit	Notes
	VOLdc= 0.1* VDDQ	0.3	1.1	R <sub>ZQ</sub> /7	
RON <sub>Pd</sub>	$V_{OMdc} = 0.8* VDDQ$	0.4	1.1	R <sub>ZQ</sub> /7	
	$V_{OHdc} = 0.95^* VDDQ$	0.4	1.25	R <sub>ZQ</sub> /7	

davidli@hsrp.com.cn

## 9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode

Following Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test (CT) Mode. The individual pull-up and pull-down resistors (RONPu\_CT and RONPd\_CT) are defined as follows:





RONNOM_CT	Resistor	Vout	Max	Units	NOTE
	RONPd_CT	VOBdc = 0.2 x VDDQ	1.9	R <sub>ZQ</sub> /7	1,2
		VOLdc = 0.5 x VDDQ	2.0	R <sub>ZQ</sub> /7	1,2
		VOMdc = 0.8 x VDDQ	2.2	R <sub>ZQ</sub> /7	1,2
		VOHdc = 0.95 x VDDQ	2.5	R <sub>ZQ</sub> /7	1,2
34Ω		VOBdc = 0.2 x VDDQ	1.9	R <sub>ZQ</sub> /7	1,2
	RONPu_CT	VOLdc = 0.5 x VDDQ	2.0	R <sub>ZQ</sub> /7	1,2
		VOMdc = 0.8 x VDDQ	2.2	R <sub>ZQ</sub> /7	1,2
		VOHdc = 0.95 x VDDQ	2.5	R <sub>ZQ</sub> /7	1,2

#### NOTE :

1) Connectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is defined.

2) Uncalibrated drive strength tolerance is specified at +/- 30%.

## 9.4 Single-ended Output Levels - VOL/VOH

[ Table 32 ] Single-ended Output levels

Symbol	Parameter	DDR5-4000 to 4800	Units	Notes
V <sub>OH</sub>	Output high measurement level (for output SR)	$0.75 \times V_{pk-pk}$	V	1
V <sub>OL</sub>	Output low measurement level (for output SR)	0.25 x V <sub>pk-pk</sub>	V	1

NOTE:

1)  $V_{pk-pk}$  is the mean high voltage minus the mean low voltage over 8UI samples.

## 9.5 Single-Ended Output Levels - VOL/VOH for Loopback Signals

[ Table 33 ] Single-ended Output levels for Loopback Signals

Symbol	Parameter	DDR5-4000 to 4800	Units	Notes
V <sub>OH</sub>	Output high measurement level (for output SR)	0.75 x V <sub>pk-pk</sub>	V	1
V <sub>OL</sub>	Output low measurement level (for output SR)	0.25 x V <sub>pk-pk</sub>	V	1

NOTE :

1)  $V_{\text{pk-pk}}$  is the mean high voltage minus the mean low voltage over 8UI samples.

## 9.6 Single-ended Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between V<sub>OL</sub> and V<sub>OH</sub> for single ended signals as shown in Table 34 and Figure 36.

### [ Table 34 ] Single-ended output slew rate definition

Description	Mea	Defined by	
Description	From	То	
Single ended output slew rate for rising edge		O-COV <sub>OH</sub> I-CII	[V <sub>OH</sub> -V <sub>OL</sub> ] / delta TRse
Single ended output slew rate for falling edge	V <sub>OH</sub>	V <sub>OL</sub>	[V <sub>OH</sub> -V <sub>OL</sub> ] / delta TFse

NOTE :

1) Output slew rate is verified by design and characterization, and may not be subject to production test



### Figure 36. Single-ended Output Slew Rate Definition

### [ Table 35 ] Single-ended Output Slew Rate

Speed		DDR5	4000 DDR5-4400		5-4400	DDR5	-4800	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	onito	NOTE
Single ended output slew rate	SRQse	8	24	8	24	8	24	V/ns	

## 9.7 Differential Output Levels

[ Table 36 ] Differential Output levels

Symbol	Parameter	DDR5-4000 to 4800	Units	Notes
V <sub>OHdiff</sub>	Differential output high measurement level (for output SR)	0.75 x V <sub>diffpk-pk</sub>	V	1
V <sub>OLdiff</sub>	Differential output low measurement level (for output SR)	0.25 x V <sub>diffpk-pk</sub>	V	1

NOTE :

1)  $V_{\text{diffpk-pk}}$  is the mean high voltage minus the mean low voltage over 8UI samples.

## 9.8 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between V<sub>OLdiff</sub> and V<sub>OHdiff</sub> for differential signals as shown in Table 37 and Figure 37.

### [ Table 37 ] Differential output slew rate definition

Description	Meas	sured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V <sub>OLdiff</sub>	V <sub>OHdiff</sub>	[V <sub>OHdiff</sub> -V <sub>OLdiff</sub> ] / delta TRdiff
Differential output slew rate for falling edge	V <sub>OHdiff</sub>	V <sub>OLdiff</sub>	[V <sub>OHdiff</sub> -V <sub>OLdiff</sub> ] / delta TFdiff

### NOTE :

1) Output slew rate is verified by design and characterization, and may not be subject to production test.





Figure 37. Differential Output Slew Rate Definition

### [ Table 38 ] Differential Output Slew Rate

Speed		DDR5	DDR5-4000		DDR5-4400		DDR5-4800		NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Differential output slew rate	SRQdiff	16	48	16	48	16	48	V/ns	

## 9.9 Tx DQS Jitter

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified in Table 39.



### [ Table 39 ] Tx DQS Jitter Parameters

[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]

Parameter	Symbol	DD	R5-4000	DD	R5-4400	DD	R5-4800	Unit	Notes
i arameter	Gymbol	Min	Мах	Min	Мах	Min	Мах	onit	
Rj RMS Value of 1-UI Jitter without BUJ	tTx_DQS_1UI_Rj_No BUJ	Ī	1UI_Rj_ NoBUJ + 0.002		1UI_Rj_ NoBUJ + 0.002		1UI_Rj_ NoBUJ + 0.002	UI (RMS)	1,2,3,4, 5,6,7,8,9, 10,11,12
Dj pp Value of 1-UI Jitter without BUJ	tTx_DQS_1UI_Dj_No BUJ		0.150		0.150	-	0.150	UI	1,2,3,5,6,7,8,9, 10,11
Rj RMS Value of N-UI jitter without BUJ, where 1 <n< 4<="" td=""><td>tTx_DQS_NUI_Rj_No BUJ</td><td>ua</td><td>tCK_ NUI_Rj_ NoBUJ + 0.002</td><td></td><td>tCK NUI_Rj NoBUJ + 0.002</td><td>-</td><td>tCK_ NUI_Rj_ NoBUJ + 0.002</td><td>UI (RMS)</td><td>1,2,3,5,6,7,8,9, 10,11,12</td></n<>	tTx_DQS_NUI_Rj_No BUJ	ua	tCK_ NUI_Rj_ NoBUJ + 0.002		tCK NUI_Rj NoBUJ + 0.002	-	tCK_ NUI_Rj_ NoBUJ + 0.002	UI (RMS)	1,2,3,5,6,7,8,9, 10,11,12
Dj pp Value of N-UI Jitter without BUJ, where 1 <n 4<="" <="" td=""><td>tTx_DQS_NUI_Dj_No BUJ</td><td>-</td><td>0.150</td><td>-</td><td>0.150</td><td>-</td><td>0.150</td><td>UI</td><td>1,2,3,5,6,7,8,9, 10,11</td></n>	tTx_DQS_NUI_Dj_No BUJ	-	0.150	-	0.150	-	0.150	UI	1,2,3,5,6,7,8,9, 10,11

### NOTE :

1) On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated.

When there is no socket in transmitter measurement setup, in many cases,

The contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns.

When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), While the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility.

2) On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, In many cases the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant.

To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), While the remaining TX lanes send patterns to the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching.

Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility. 3) The validation methodology for these parameters will be covered in future ballots.

4) Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD.

5) See Section 7.2 for details on the minimum BER requirements.

6) See Section 7.3 for details on UI, NUI and Jitter definitions.

7) Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior to running the Tx DQ Jitter test. 8) The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, and the Mode Registers for the Per Pin DCA of DQS are MR103 - MR110.

9) Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test.

10) These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.

11) Tested on the CTC2 card only.

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

## 9.10 Tx DQ Jitter

### 9.10.1 Overview

The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified in Table 40.




Figure 38. Tx DQ Jitter



### 9.10.2 Tx DQ Jitter Parameters

### [ Table 40 ] Tx DQ Jitter Parameters

[Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak]

Parameter	Symbol	DDR	5-4000	DDR	5-4400	DDR	5-4800	Unit	Notes	
i didileter	Symbol	Min	Max	Min	Max	Min	Max	onic	Notes	
Rj RMS of 1-UI jitter without BUJ	tTx_DQ_1UI_Rj_ NoBUJ	-	tCK_1UI_Rj _ NoBUJ + 0.002	-	tCK_1UI_Rj _ NoBUJ + 0.002	-	tCK_1UI_Rj _ NoBUJ + 0.002	UI (RMS)	1,3,4,5,7,8, 9,10, 11, 12,13,14	
Dj pp 1-UI jitter without BUJ	tTx_DQ_1UI_Dj_ NoBUJ	-	0.150	-	0.150	-	0.150	UI	3,5,7,8,9,10 , 11,12,13	
Rj RMS of N-UI jitter without BUJ, where 1 <n<4< td=""><td>tTx_DQ_NUI_Rj_ NoBUJ</td><td>-</td><td>tCK_NUI_Rj _ NoBUJ + 0.002</td><td>-</td><td>tCK_NUI_Rj _ NoBUJ + 0.002</td><td>-</td><td>tCK_NUI_Rj _ NoBUJ + 0.002</td><td>UI (RMS)</td><td>3,5,7,8,9,10 ,11,12,13,14</td></n<4<>	tTx_DQ_NUI_Rj_ NoBUJ	-	tCK_NUI_Rj _ NoBUJ + 0.002	-	tCK_NUI_Rj _ NoBUJ + 0.002	-	tCK_NUI_Rj _ NoBUJ + 0.002	UI (RMS)	3,5,7,8,9,10 ,11,12,13,14	
Dj pp N-UI jitter without BUJ, where 1 <n<4< td=""><td>tTx_DQ_NUI_Dj_ NoBUJ</td><td>-</td><td>0.150</td><td>-</td><td>0.150</td><td>-</td><td>0.150</td><td>UI</td><td>3,6,7,8,9,10 , 11,12,13</td></n<4<>	tTx_DQ_NUI_Dj_ NoBUJ	-	0.150	-	0.150	-	0.150	UI	3,6,7,8,9,10 , 11,12,13	
Delay of any data lane relative to strobe lane	tTx_DQS2DQ	-0.100	0.100	-0.100	0.100	-0.100	0.100	UI	3,5,6,7,9,10 , 11,12,13	

#### NOTE :

1) On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility.

 2) On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility.

3) The validation methodology for these parameters will be covered in future JEDEC ballots
4) RJ RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD.

5) Delay of any data lane relative to strobe lane, as measured at Tx output.6) Vref noise level to DQ jitter should be adjusted to minimize DCD.

7) See Section 7 for details on the minimum BER requirements.

8) See Section 7 for details on UI, NUI and Jitter definitions.

9) Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using.

10) The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44.

11) Spread Spectrum Clocking (SSC) must be disabled while running this test.

12) These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.

13) Tested on the CTC2 card only.

14) The max value of tTx\_DQ\_Rj\_1UI\_NoBUJ and tTx\_DQ\_Rj\_NUI\_NoBUJ can be 6mUI RMS.

## 9.11 Tx DQ Stressed Eye

Tx DQ stressed eye height and eye width must meet minimum specification values at BER=E<sup>-9</sup> and confidence level 99.5%. Tx DQ St ressed Eye shows the DQS to DQ skew for both Eye Width and Eye Height. In order to support different Host Receiver (Rx) designs, it is the responsibility of the Host to insure the advanced DQS edges are adjusted accordingly via the Read DQS Offset Timing mode register settings (MR40 OP[3:0]).




Figure 39. Example of DDR5 Memory Interconnect





Figure 40. Read burst example for pin DQx depicting bit 0 and 5 relative to the DQS edge for 0 UI skew



2 UI skew with Read DQS Offset Timing set to 1 Clock (2UI)

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

### 9.11.1 Tx DQ Stressed Eye Parameters

### [ Table 41 ] Tx DQ Stressed Eye Parameters

[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew]

		DDR5-4000		DDR5-4400		DDR	5-4800			
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Unit	Notes	
Eye Width specified at the transmitter with a skew between DQ and DQS of 1UI	TxEW_DQ_SES_1UI	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7, 8,9,10	
Eye Width specified at the transmitter with a skew between DQ and DQS of 2UI	TxEW_DQ_SES_2UI	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7, 8,9,10	
Eye Width specified at the transmitter with a skew between DQ and DQS of 3UI	TxEW_DQ_SES_3UI	0.72	-	0.72	-	0.72	-	UI	1,2,3,4,6,7, 8,9,10	

### NOTE :

1) Minimum BER E<sup>-9</sup> and Confidence Level of 99.5% per pin.

2) Refer to the minimum Bit Error Rate (BER) requirements for DDR5.

3) The validation methodology for these parameters will be covered in future JEDEC ballot(s).

4) Mismatch is defined as DQS to DQ mismatch. in UI increments.

5) The number of UI's accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. For lower speeds, N=4,5 UI may not be applicable.

6) Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running thistest.

7) The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7.

a) Spread Spectrum Clocking (SSC) must be disabled while running this test.
 b) These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device without the need for sending out continuous MRR commands. The MR25 OP[3] is set to "1" to enable this feature.

10) Tested on the CTC2 card only.

11) Matched DQS to DQ would require the DQs to be adjusted by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would require the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center of the eye

## 10.0 Speed Bins

[ Table 42 ] DDR5-4000 Speed Bins and Operations

		-4000	DDR5			Speed Bin					
NOTE	Unit	2-32	32-3			CL-nRCD-nRP					
		max	min	Symbol		neter	Parar				
12	ns	22.222	16.000	tAA	Read command to first data tAA						
7	ns	-	16.000	tRCD	ie	te command delay tin	ate to Read or Wri	Activ			
7	ns	-	16.000	tRP		Row Precharge Time					
7	ns	5 x tREFI1	32.000	tRAS	Activate to Precharge command period						
7,8	ns	-	48.000	tRC (tRAS +tRP)	bd	Activate to Activate or Refresh command period					
	nCK	RVED	RESE	CWL		CAS Write Latency					
	n Bins	requency Down	Supported F		Read CL <sup>12</sup>	tRCDmin tRPmin (ns)⁵	tAAmin (ns) <sup>5</sup>	Speed Bin⁵			
6,9	ns	1.010	0.952	tCK(AVG)	22	-	20.952	-			
	ns	0.681	0.625	tCK(AVG)	28	17.500	17.500	3200C			
	ns	0.681	0.625	tCK(AVG)	26	16.250	16.250	3200BN,B			
	ns	RVED	RESE	tCK(AVG)	24	15.000	15.000	3200AN			
	ns	<0.625	0.555	tCK(AVG)	32	17.777	17.777	3600C			
	ns	<0.625	0.555	tCK(AVG)	30	16.666	16.666	3600BN,B			
	ns	RVED	RESE	tCK(AVG)	26	14.444	14.444	3600AN			
	ns	<0.555	0.500	tCK(AVG)	36	17.500	18.000	4000C			
	ns	<0.555	0.500	tCK(AVG)	32	16.000	16.000	4000BN,B			
	ns	RVED	RESE	tCK(AVG)	28	14.000	14.000	4000AN			
12	nCK	30,32,36	22,26,28,			Supported CL					

davidli@hsrp.com.cn

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

### [ Table 43 ] DDR5-4400 Speed Bins and Operations

		-4400	DDR5			Speed Bin			
Jnit N	Unit	6-36	36-3			CL-nRCD-nRP			
		max	min	Symbol		eter	Param		
ns	ns	22.222	16.000	tAA		d to first data	Read comman		
ns	ns	-	16.000	tRCD	time	e command delay	te to Read or Writ	Activa	
ns	ns	-	16.000	tRP		arge Time	Row Precha		
ns	ns	5* tREFI1 (Norm) 9 * tREFI2 (FGR)	32.000	tRAS	Activate to Precharge command period				
ns	ns	-	48.000	tRC (tRAS +tRP)	eriod	Activate to Activate or Refresh command period			
СК	nCK	RVED	RESE	CWL		CAS Write Latency			
	Bins	Supported Frequency Down			Read CL <sup>12</sup>	tRCDmin tRP- min (ns)⁵	tAAmin (ns)⁵	Speed Bin⁵	
ns	ns	1.010	0.952	tCK(AVG)	22	-	20.952	-	
ns	ns	0.681	0.625	tCK(AVG)	28	17.500	17.500	3200C	
ns	ns	0.681	0.625	tCK(AVG)	26	16.250	16.250	3200BN,B	
ns	ns	RVED	RESE	tCK(AVG)	24	15.000	15.000	3200AN	
ns	ns	<0.625	0.555	tCK(AVG)	32	17.777	17.777	3600C	
ns	ns	<0.625	0.555	tCK(AVG)	30	16.666	16.666	3600BN,B	
ns	ns	RVED	RESE	tCK(AVG)	26	14.444	14.444	3600AN	
ns	ns	< 0.555	0.500	tCK(AVG)	36	17.500	18.000	4000C	
ns	ns	<0.555	0.500	tCK(AVG)	32	16.000	16.000	4000BN,B	
ns	ns	RVED	RESE	tCK(AVG)	28	14.000	14.000	4000AN	
ns	ns	<0.500	0.454	tCK(AVG)	40	17.727	18.181	4400C	
ns	ns	<0.500	0.454	tCK(AVG)	36	16.363	16.363	4400BN,B	
ns	ns	RVED	RESE	tCK(AVG)	32	14.545	14.545	4400AN	
СК	nCK	0,32,36,40	22,26,28,3		I	Supported CL	· ·		

[ Table 44 ] DDR5-4800 Speed Bins and Operations

		Speed Bin				5-4800		
		CL-nRCD-nRP			40-3	39-39	Unit	NOTE
	Para	imeter		Symbol	min	max		
	Read comma	and to first data		tAA	16.000	22.222	ns	12
Activat	te to Read or W	rite command delay	time	tRCD	16.000	-	ns	7
	Row Prec	harge Time		tRP	16.000	-	ns	7
Ac	tivate to Precha	arge command perio	d	tRAS	32.000	5* tREFI1 (Norm) 9 * tREFI2 (FGR)	ns	7
Activate to Activate or Refresh command period				tRC (tRAS +tRP)	48.000	-	ns	7,8
	CAS Wri	te Latency		CWL			nCK	
Speed Bin⁵	tAAmin (ns)⁵	tRCDmin tRP- min (ns) <sup>5</sup>	Read CL <sup>12</sup>		Supported F	Frequency Dowr	n Bins	
-	20.952	-	22	tCK(AVG)	0.952	1.010	ns	6,9
3200C	17.500	17.500	28	tCK(AVG)	0.625	0.681	ns	
3200BN,B	16.250	16.250	26	tCK(AVG)	0.625	0.681	ns	
3200AN	15.000	15.000	24	tCK(AVG)	RESE	RVED	ns	
3600C	17.777	17.777	32	tCK(AVG)	0.555	<0.625	ns	
3600BN,B	16.666	16.666	30	tCK(AVG)	0.555	<0.625	ns	
3600AN	14.444	14.444	26	tCK(AVG)	RESE	RVED	ns	
4000C	18.000	17.500	36	tCK(AVG)	0.500	<0.555	ns	
4000BN,B	16.000	16.000	32	tCK(AVG)	0.500	<0.555	ns	
4000AN	14.000	14.000	28	tCK(AVG)	RESE	RVED	ns	
4400C	18.181	17.727	40	tCK(AVG)	0.454	<0.500	ns	
4400BN,B	16.363	16.363	36	tCK(AVG)	0.454	<0.500	ns	
4400AN	14.545	14.545	32	tCK(AVG)	RESE	RVED	ns	
4800C	17.500	17.500	42	tCK(AVG)	0.416	<0.454	ns	
4800BN	16.666	16.666	40	tCK(AVG)	0.416	<0.454	ns	
4800B	16.666	16.250	40	tCK(AVG)	0.416	<0.454	ns	
4800AN	14.166	14.166	34	tCK(AVG)	RESE	RVED	ns	
		Supported CL				,30,32,36, ,42	nCK	12

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

### NOTE :

- 1) Minimum timing parameters are defined according to the rules in the Rounding Definitions and Algorithms section.
- 2) The translation of all timing parameters from ns values to nCK values shall follow the Rounding Algorithm. The translation of tAA to CL shall follow the explicit combinations listed in the Speed Bin Tables.
- 3) The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When selecting tCK(avg), requirements from the CL setting as well as requirements from the CWL setting shall be fulfilled.
- 4) 'Reserved' settings are not allowed. The user shall program a different value.
- 5) This column shows the intended native speed bin timings to be replaced and supported when down clocking. This column does not necessarily show the actual minimum speed bin timings allowed and supported when down clocking because the timings could be faster according to the Rounding Algorithm, depending on the specific speed bin and down clock frequency combination.
- 6) DDR5-3200 AC timings apply if the DRAM operates slower than the 2933 MT/s data rate. This is not limited to only the Speed Bin Table timings.
- 7) Parameters apply from tCK(avg)min to tCK(avg)max.
- 8) tRC(min) shall always be greater than or equal to tRAS(min) + tRP(min), and when using the appropriate rounding algorithms, nRC(min) shall always be greater than or equal to nRAS(min) + nRP(min).
- 9) tCK(avg).max of 1.010 ns (1980 MT/s data rate) is defined to allow for 1% SSC down-spreading at a data rate of 2000 MT/s according to JESD404-1.
- 10) Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC standard. The JEDEC standard does not require support for all speed bins within a given speed. The JEDEC standard requires meeting the parameters for a least one of the listed speed bins.
- 11) Any speed bin also supports functional operation at slower frequencies as shown in the table which are not subject to Production Tests but are verified by Design/Characterization.
- 12) The CL Algorithm can be used to mathematically determine the valid CAS Latencies listed in the Speed Bin Tables. The CL Algorithm calculates supported CAS Latencies by rounding the operating frequency up to the next faster native speed bin (i.e., 3200 MT/s, 3600 MT/s...). Using the resulting tCK(AVG)min, and the bin target timings, the CL Algorithm then uses the Rounding Algorithm to calculate the valid CAS Latency. Because the DDR5 SDRAM specification only supports even CAS Latencies, odd CAS Latencies are rounded up to the next even CAS Latency. The 1980-2100 MT/s data rate always uses CL22. If tAA(corrected) or tRCDtRP(corrected) are violated, the CL Algorithm uses a slower combination of tAA(target) and tRCDtRP(target) to return slower valid CAS Latencies. The DDR5 SDRAM can support up to four valid CAS Latencies, CL(AN), CL(B), CL(BN), and CL(C), for a given frequency. tAA(corrected) and tRCDtRP(corrected) are calculated by reducing tAA(min), tRCD(min), and tRP(min) by the Rounding Algorithm correction factor. The proper setting of CL shall be determined by the memory controller, either by using the Speed Bin Tables, or by using the CL Algorithm, or by some other means. Refer to the Rounding Definitions and Algorithm section for more information. When Read CRC is enabled, CL is increased according to the Read CRC Latency Adder. When Write CRC is enabled, there is no Write CRC Latency Adder.

## 11.0 IDD, IDDQ and IPP Specification Parameters and Test Conditions

## 11.1 IDD, IDDQ and IPP Measurement Conditions

In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure 42 shows the setup and test load for IDD, IPP and IDDQ measurements.

· IDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT, IDD2NT, IDD2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R, IDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B, IPP5B, IDD5C, IDDQ5C, IPP5C, IDD6N, IDDQ6N, IPP6N, IDD6E, IDD26E, IPP6E, IDD7, IDDQ7, IPP7, IDD8, IDDQ8, IPP8 and IDD9,

IDDQ9, IPP9) are measured as time-averaged currents with all VDD balls of the DDR5 SDRAM under test tied together. Any IDDQ or IPP current is not included in IDD currents.

• IDDQ currents are measured as time-averaged currents with all VDDQ balls of the DDR5 SDRAM under test tied together. Any IDD or IPP current is not included in IDDQ currents.

• IPP currents are measured as time-averaged currents with all VPP balls of the DDR5 SDRAM under test tied together. Any IDD or IDDQ current is not included in IPP currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in **Figure 43**.

For IDD, IPP and IDDQ measurements, the following definitions apply:


- "0" and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- · "MID-LEVEL" is defined as inputs are VREF = 0.75 \* VDDQ.
- · Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 46.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 45.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 46 through Table 55.

• IDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not limited to setting TDQS\_t disabled in MR5; CRC disabled in MR50; DM disabled in MR5; 1N mode enabled and set CS assertion duration (MR2:OP[4]) as 1B in MR2, unless otherwise specified in the IDD, IDDQ and IPP patterns' conditions definitions;

Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD, IDDQ or IPP measurement is started, with the exception of IDD9 which can be measured any time after the DRAM has entered MBIST mode.

• TCASE defined as 0 - 95°C, unless stated in the specific condition definition table below.

· For all IDD, IDDQ and IPP measurement loop timing parameters, refer to the timing parameters defined in the spec to calculate the nCK required.



### Figure 42. Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements

### NOTE :

1) DIMM level Output test load condition may be different from above

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS. **DDR5 SDRAM** 

K4RAH165VB-BCQK




Figure 43. Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

### [ Table 45 ] Basic IDD, IPP and IDDQ Measurement Conditions

Symbol	Description
IDD0	Operating One Bank Active-Precharge Current External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table 46; BL: 161; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to Table 46; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 46); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 46
IDDQ0	Operating One Bank Active-Precharge IDDQ Current Same condition with IDD0, however measuring IDDQ current instead of IDD current
IPP0	Operating One Bank Active-Precharge IPP Current Same condition with IDD0, however measuring IPP current instead of IDD current
IDD0F	Operating Four Bank Active-Precharge Current External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table 46; BL: 161; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to Table 47; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with four bank active at a time: (see Table 47); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 47
IDDQ0F	Operating Four Bank Active-Precharge IDDQ Current Same condition with IDD0F, however measuring IDDQ current instead of IDD current
IPP0F	Operating Four Bank Active-Precharge IPP Current Same condition with IDD0F, however measuring IPP current instead of IDD current
IDD2N	Precharge Standby Current External clock: On; tCK: see Table 48; CS_n: stable at 1; CA Inputs: partially toggling according to Table 46; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 48
IDDQ2N	Precharge Standby IDDQ Current Same condition with IDD2N, however measuring IDDQ current instead of IDD current
IPP2N	Precharge Standby IPP Current Same condition with IDD2N, however measuring IPP current instead of IDD current
IDD2NT	Precharge Standby Non-Target Command Current External clock: On; tCK: see Table 46; BL: 161; CS_n: High between WRITE commands; CS_n, CA Inputs: partially toggling according to Table 49; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 49
IDDQ2NT (Optional)	Precharge Standby Non-Target Command IDDQ Current Same condition with IDD2NT, however measuring IDDQ current instead of IDD current
IDD2NT (Optional)	Precharge Standby Non-Target Command IPP Current Same condition with IDD2NT, however measuring IPP current instead of IDD current
IDD2P	Precharge Power-Down Device in Precharge Power-Down, External clock: On; tCK: see Table 46; CS_n: stable at 1 after Power Down Entry command; CA Inputs: stable at 1; CA11=H during the PDE command; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2;
IDDQ2P	Precharge Power-Down Same condition with IDD2P, however measuring IDDQ current instead of IDD current
IPP2P	Precharge Power-Down Same condition with IDD2P, however measuring IPP current instead of IDD current
IDD3N	Active Standby Current External clock: On; tCK: see Table 46; CS_n: stable at 1; CA Inputs: partially toggling according to Table 48; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 48
IDDQ3N	Active Standby IDDQ Current Same condition with IDD3N, however measuring IDDQ current instead of IDD current
IPP3N	Active Standby IPP Current Same condition with IDD3N, however measuring IPP current instead of IDD current

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

K4RAH165VB-BCQK

## **SAMSUNG**

Symbol	Description
IDD3P	Active Power-Down Current Device in Active Power-Down, External clock: On; tCK: see Table 46; CS_n: stable at 1 after Power Down Entry command CA Inputs: stable at 1; CA11=H during the PDE command; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks oper Output Buffer and RTT: Enabled in Mode Registers2;
IDDQ3P	Active Power-Down IDDQ Current Same condition with IDD3P, however measuring IDDQ current instead of IDD current
IPP3P	Active Power-Down IPP Current Same condition with IDD3P, however measuring IPP current instead of IDD current
IDD4R	Operating Burst Read Current           External clock: On; tCK, nCCD, CL: see Table 46; BL: 16 <sup>1</sup> ; CS_n: High between RD; CA Inputs: partially toggling accordin to Table 48; Data IO: seamless read data burst with different data between one burst and the next one according to Table 48; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 48); Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 48
IDDQ4R	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IPP4R	Operating Burst Read IPP Current Same condition with IDD4R, however measuring IPP current instead of IDD current
IDD4W	Operating Burst Write Current           External clock: On; tCK, nCCD, CL: see Table 46; BL: 16 <sup>1</sup> ; CS_n: High between WR; CA Inputs: partially toggling accordin to Table 51; Data IO: seamless write data burst with different data between one burst and the next one according to Table 51; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 51); Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 51
IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled <sup>3</sup> , Other conditions: see IDD4W
IDDQ4W	Operating Burst Write IDDQ Current Same condition with IDD4W, however measuring IDDQ current instead of IDD current
IPP4W	Operating Burst Write IPP Current WICH WITST P-COM-CM Same condition with IDD4W, however measuring IPP current instead of IDD current
IDD5B	Burst Refresh Current (Normal Refresh Mode)           External clock: On; tCK, nRFC1: see Table 46; BL: 16 <sup>1</sup> ; CS_n: High between REF; CA Inputs: partially toggling according           Table 51; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC1 (see Table 51); Output Buffer ar RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 51
IDDQ5B	Burst Refresh IDDQ Current (Normal Refresh Mode) Same condition with IDD5B, however measuring IDDQ current instead of IDD current
IPP5B	Burst Refresh IPP Current (Normal Refresh Mode) Same condition with IDD5B, however measuring IPP current instead of IDD current
IDD5F	Burst Refresh Current (Fine Granularity Refresh Mode) tRFC=tRFC2, Other conditions: see IDD5B
IDDQ5F	Burst Refresh IDDQ Current (Fine Granularity Refresh Mode) Same condition with IDD5F, however measuring IDDQ current instead of IDD current
IPP5F	Burst Refresh IPP Current (Fine Granularity Refresh Mode) Same condition with IDD5F, however measuring IPP current instead of IDD current
IDD5C	Burst Refresh Current (Same Bank Refresh Mode) External clock: On; tCK, nRFCsb: see Table 46; BL: 161; CS_n: High between REF; CA Inputs: partially toggling accordin to Table 53; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFCsb (see Table 53); Output Buffe and RTT: Enabled in Mode Registers2; Pattern Details: see Table 53
IDDQ5C	Burst Refresh Write IPP Current (Same Bank Refresh Mode) Same condition with IDD5C, however measuring IDDQ current instead of IDD current
IPP5C	Burst Refresh Write IPP Current (Same Bank Refresh Mode) Same condition with IDD5C, however measuring IPP current instead of IDD current

DDR5 SDRAM

K4RAH165VB-BCQK



Symbol	Description
IDD6N	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 161; CS_n#: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: All ODT Disabled by the DRAM upon entry into Self-Refresh
IPP6N	Self Refresh IPP Current: Normal Temperature Range           Same condition with IDD6N, however measuring IPP current instead of IDD current
IDD6E	Self Refresh Current: Extended Temperature Range)         TCASE: 85 - 95°C; Extended4; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: refer to Chapter         13.3 Timing Parameters by Speed Grade; BL: 161; CS_n: low; CA, Data IO: High; DM_n:stable at 1; Bank         Activity: Self-Refresh operation; Output Buffer and RTT: Disabled by the DRAM upon entry into Self-Refresh
IPP6E	Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E, however measuring IPP current instead of IDD current
IDD7	Operating Bank Interleave Read Current           External clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table 46; BL: 16 <sup>1</sup> ; CS_n: High between ACT and RDA; CA Inputs: partially toggling according to Table 55; Data IO: read data bursts with different data between one burst and the next one according to Table 55; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 55; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; Pattern Details: see Table 55
IDDQ7	Operating Bank Interleave Read IDDQ Current Same condition with IDD7, however measuring IDDQ current instead of IDD current
IPP7	Operating Bank Interleave Read IPP Current Same condition with IDD7, however measuring IPP current instead of IDD current
IDD8	Maximum Power Saving Deep Power Down Current External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table 46; BL: 161; CS_n#: low; CA:High, DM_n: stable at 1; Bank Activity: All banks closed and device in MPSM deep power down mode5; Output Buffer and RTT: Enabled in Mode Registers2; Patterns Details: same as IDD6N but MPSM is enabled in mode register.
IDDQ8	Maximum Power Saving Deep Power Down IDDQ Current Same condition with IDD8, however measuring IDDQ current instead of IDD current
IPP8	Maximum Power Saving Deep Power Down IPP Current Same condition with IDD8, however measuring IPP current instead of IDD current

DDR5 SDRAM

K4RAH165VB-BCQK

## SAMSUNG

NOTE :

1) Burst Length: BL16 fixed by MR0 OP[1:0]=00.

2) Output Buffer Enable

- set MR5 OP[0] = 0] : Qoff = Output buffer enabled
- set MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7
- set MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7 RTT Nom enable
- set MR35 OP[5:0] = 110110: RTT\_NOM\_WR = RTT\_NOM\_RD = RZQ/6 RTT\_WR enable
- set MR34 OP[5:3] = 010 RTT\_WR = RZQ/2 CA/CS/CK ODT, DQS\_RTT\_PART, and RTT\_PARK disable
- set MR32 OP[5:0] = 000000
- set/MR33 OP[5:0] = 000000
- set MR34 OP[2:0] = 000
- 3) WRITE CRC enabled - set MR50 OP[2:1] = 11

4) Read CRC enabled

- set MR50:OP[0]=1

5) MPSM Deep Power Down Mode

- set MR2:OP[3]=1 if PDA Enumerate ID not equal to 15 - set MR2:OP[5]=1 if PDA Enumerate ID equal to 15



## 11.2 IDD0, IDDQ0, IPP0 Pattern

Executes Active and PreCharge commands with tightest timing possible while exercising all Bank and Bank Group addresses. Note 2 applies to the entire table

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Row Address [17:0]	BA [1:0]	BG [2:0]	CID [2:0]	Special Instructions
	0	ACT	L H	-	0x00000	0x0	0x00	0x0	
	1	DES	Н	Toggling1					Repeat sequence to satisfy tRAS(min), truncate if required
	2	PREpb	L	-		0x0	0x00	0x0	
0	3	DES	Н	Toggling1					Repeat sequence to satisfy tRP(min) truncate if required
0	4	ACT	L H	-	0x03FFF	0x0	0x00	0x0	
	5 DES H		Н	Toggling1					Repeat sequence to satisfy tRAS(min), truncate if required
	6	PREpb	L	-		0x0	0x00	0x0	
	7	DES	Н	Toggling1					Repeat sequence to satisfy tRP(min) truncate if required
1	8-15		R	epeat sub-loc	p 0, use BG[2:0]=	=0x1 inst	tead		
2	16-23		R	epeat sub-loc	p 0, use BG[2:0]=	=0x2 inst	tead		
3	24-31		R	epeat sub-loc	p 0, use BG[2:0]=	=0x3 inst	tead		
4	32-39		R	epeat sub-loc	p 0, use BG[2:0]=	=0x4 inst	tead		skip for x16
5	40-47		R	epeat sub-loc	p 0, use BG[2:0]=	=0x5 inst	tead		skip for x16
6	48-55		R	epeat sub-loc	op 0, use BG[2:0]=	=0x6 inst	tead		skip for x16
7	56-63		R	epeat sub-loc		skip for x16			
8-15	64-127		Re	peat sub loop					
16-23	128-191		Re	peat sub <mark>loo</mark> p	s 0-7, use BA[1:0	]=0x2 in	stead		
24-31	192-255		Re	peat sub loop	s 0-7, use BA[1:0	]=0x3 in	stead		
		R	epeat su	b loops 0-31	for each 3DS logi	cal rank,	if applicabl	е	CID[2:0]=0x1-0x7

### NOTE :

1) Utilize DESELECTs between commands while toggling all C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.

2) For 3DS, all banks of all "non-target" logical ranks are Idd2N condition.

## 11.3 IDD0F, IDDQ0F, IPP0F Pattern

Executes four Active and PreCharge commands per tRC time while exercising all Bank, Bank, Group and CID addresses. Notes 2 apply to entire table.

### [ Table 47 ] IDD0F, IDDQ0F, IPP0F

Sub-Loop	Sequence	Command	CS	C/A [13:0]	Row Address [17:0]	BA [1:0]	BG [2:0]	CID [2:0]	Special Instructions			
	0	ACT	L H		0x00000	0x0	0x00	0x0				
	1	DES	Н	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)			
	2	ACT	L H		0x00000	0x0	0x01	0x0				
	3	DES	Н	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)			
	4	ACT	L H		0x00000	0x0	0x02	0x0				
	5	DES	Н	Toggling1					Repeat to satisfy tRRD(min) (6 DES to meet 8nCK)			
	6	ACT	L H		0x00000	0x0	0x03	0x0				
	7	DES	Н	Toggling1					Repeat to satisfy tRAS(min) from Sequence 0			
	8	PREpb	L			0x0	0x00	0x0				
0	9	DES	Н	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)			
	10	PREpb				0x0	<b>0</b> x01	<b>0</b> x0				
	11	DES	Н	Toggling1	VR				Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)			
	12	PREpb	L			0x0	0x02	0x0				
	13	DES	Н	Toggling1	avidli	2hs	srp.c	:om.c	Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)			
	14	PREpb	L			0x0	0x03	0x0				
	15	DES	Н	Toggling1					Repeat for tRRD(min) (7 DES to meet 8nCK) This allows for next PRE to meet tRAS(min)			
	16	DES	Н	Toggling1					Repeat for tRC(min) from Sequence 0 first ACTIVATE. This will be zero DESELECTS for speed 4000Mbps and slower.			
1	17-33	Repeat sub-le	oop 0, us									
2-3	34-67	Repeat sub-le	skip for x16									
4-7	68-101	Repeat sub-loops 0-3, use BA[1:0]=0x1 instead										
8-11	102-135	Repeat sub-le	Repeat sub-loops 0-3, use BA[1:0]=0x2 instead									
12-15	136-169	Repeat sub-loops 0-3, use BA[1:0]=0x3 instead										
		Repeat sub lo	pops 0-1	5 for each 3D	S logical rank, if a	applicabl	е		CID[2:0]=0x1-0x7			

#### NOTE :

Utilize DESELECTs between commands while toggling all C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
 For 3DS, all banks of all "non-target" logical ranks are Idd2N condition.

## 11.4 IDD2N, IDD2P, IDD3N, IDD3P Pattern

Executes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.

### [ Table 48 ] IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P, IDDQ3N, IDDQ3P, IPP3N, IPP3P

Sequence	Command	CS	C/A [13:0]
0	DES	Н	0x0000
1	DES	Н	0x03FFF
2	DES	Н	0x03FFF
3	DES	Н	0x03FFF

NOTE :

1) Data is pulled to VDDQ.

2) DQS\_t and DQS\_c are pulled to VDDQ.

3) Command / Address ODT is disabled.

4) Repeat sequence 0 through 3.

5) All banks of all logical ranks mimic the same test condition.

## 11.5 IDD2NT, IDDQ2NT, IPP2NT Pattern

Executes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits. Notes 3-6 apply to entire table.

### [ Table 49 ] IDD2NT, IDDQ2NT, IPP2NT

Sequence	Command	CS_n	C/A [13:0]	Special Instructions					
0	WRITE1	L	0x002D	All valid C/A inputs to VSS					
U WRITET L 0x0000	All Valid C/A inputs to V33								
1	DES	Н	Toggling2	Repeat sequence to meet 1*tCCD_S(min), truncate if required					
2	WRITE1	L	0x3FED	All valid C/A inputs to VDDQ					
2	2 WRITET L		0x3FFF						
3	DES	Н	Toggling2	2 Repeat sequence to meet 1*tCCD(min), truncate if required					

NOTE :

1) WRITE with CS\_n=L on both cycles indicated a non-target WRITE.

2) Utilize DESELECTs between commands while toggling C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.

3) Time between Non-Target WRITEs reflect tCCD\_S (min) for one ranks.4) DQ signals are VDDQ.

4) DQ signals are VDDQ.

5) DQS\_t, DQS\_c are VDDQ.

6) Repeat 0 through 3.

## 11.6 IDD4R, IDDQ4R, IPP4R Pattern

Executes READ commands with tightest timing possible while exercising all Bank, Bank Group and CID addresses. Notes 2-9 apply to entire table.

### [ Table 50 ] IDD4R, IDDQ4R, IPP4R

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [3:0]	Data Burst (BL=16)	Special Instructions
	0	READ	L H	-	0x000	0x00	0x0	0x0	Pattern A	All "Valid" inputs = VDDQ
0	1	DES	Н	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
	2	READ	L H	-	0x3F0	0x00	0x1	0x0	Pattern B	All "Valid" inputs = VDDQ
1	3	DES	Н	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
2	4-5			Repeat sub	-loop 0, use E	3G[2:0]=	0x2 inst	tead		
3	6-7			Repeat sub						
4	8-9			Repeat sub		skip for x16				
5	10-11			Repeat sub Repeat sub		skip for x16				
6	12-13				skip for x16					
7	14-15				skip for x16					
	16	READ	L	-	0x3F0	0x00	0x0	0x0	Pattern B	All "Valid" inputs = VDDQ
8	17	DES	Н	Toggling1		2				Repeat sequence to satisfy tCCD_S(min), truncate if required
	18	READ	L H		0x000	0x00	0x1	0x0	Pattern A	All "Valid" inputs = VDDQ
9	19	DES	Н	Toggling1	avidl	0	nsr	p.co	om.cn	Repeat sequence to satisfy tCCD_S(min), truncate if required
10	20-21			Repeat sub	-loop 8, use E	3G[2:0]=	0x2 inst	tead	•	
11	22-23			Repeat sub	-loop 9, use E	3G[2:0]=	0x3 inst	tead		
12	24-25				-loop 8, use E					skip for x16
13	26-27				-loop 9, use E -loop 8, use E					skip for x16
14	28-29				skip for x16					
15	30-31				-loop 9, use E					skip for x16
16-31	32-33			Repeat sub-lo						
32-47	34-35			Repeat sub-lo		-	-			
48-63	36-37			Repeat sub-lo	oops 0-15, us	e BA[1:0	]=0x3 ir	nstead		
			Repea	t sub-loops 0-	-63 for each 3	DS logic	al rank,	if applica	ble	CID[2:0]=0x1-0x7

#### NOTE :

1) Utilize DESELECTs between commands while toggling all C/A bits per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.

2) READs performed with Auto Precharge = H, Burst Chop = H.

3) Row address is set to 0x0000.

4) Data reflects burst length of 16.

7) Data Pattern for x8 each beat will reflect two like nibbles (Data Pattern A = 0x00, 0xFF, 0xFF...).

8) Data Pattern for x16 each beat will reflect two like bytes (Data Pattern A = 0x0000, 0xFFFF, 0xFFFF...).

9) Where C/A column is not populated, refer to command truth table, column address, BA, BG, and CID for the C/A state.

## 11.7 IDD4W, IDDQ4W, IPP4W Pattern

Executes WRITE commands with tightest timing possible while exercising all Bank, Bank Group and CID addresses. Notes 2-6 apply to entire table.

### [ Table 51 ] IDD4W, IDDQ4W, IPP4W

Sub-Loop	Sequence	Command	CS_n	C/A [13:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [3:0]	Data Burst (BL=16)	Special Instructions
	0	WRITE	L H	-	0x000	0x00	0x0	0x0	Pattern A	All "Valid" inputs = VDDQ
0	1	DES	Н	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
	2	WRITE	L	-	0x3F0	0x00	0x1	0x0	Pattern B	All "Valid" inputs = VDDQ
1	3	DES	Н	Toggling1	-					Repeat sequence to satisfy tCCD_S(min), truncate if required
2	4-5			Repeat sub	-loop 0, use E					
3	6-7			Repeat sub	-loop 1, use E	3G[2:0]=	0x3 ins	tead		
4	8-9			Repeat sub		skip for x16				
5	10-11			Repeat sub		skip for x16				
6	12-13			Repeat sub	-loop 0, use E	3G[2:0]=	0x6 ins	tead		skip for x16
7	14-15			Repeat sub	-loop 1, use E	3G[2:0]=	0x7 ins	tead		skip for x16
	16	WRITE	L H	-	0x3F0	0x00	0x0	0x0	Pattern B	All "Valid" inputs = VDDQ
8	17	DES	H	Toggling1		2				Repeat sequence to satisfy tCCD_S(min), truncate if required
	18	WRITE	L H		0x000	<b>0x0</b> 0	0x1	0x0	Pattern A	All "Valid" inputs = VDDQ
9	19	DES	Н	Toggling1	avidl		nsr	p.co	om.cn	Repeat sequence to satisfy tCCD_S(min), truncate if required
10	20-21			Repeat sub	-loop 8, use I	3G[2:0]=	0x2 ins	tead		
11	22-23			Repeat sub	-loop 9, use E	3G[2:0]=	0x3 ins	tead		
12	24-25			Repeat sub	-loop 8, use E	3G[2:0]=	0x4 ins	tead		skip for x16
13	26-27				-loop 9, use E -loop 8, use E					skip for x16
14	28-29				skip for x16					
15	30-31				-loop 9, use E					skip for x16
16-31	32-33			Repeat sub-lo	•	-	-			
32-47	34-35			Repeat sub-lo		-	-			
48-63	36-37			Repeat sub-lo	•	-	-			
			Repea	t sub-loops 0-	63 for each 3	DS logic	al rank	, if applical	ble	CID[2:0]=0x1-0x7

NOTE :

Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
 WRITEs performed with Auto Precharge = H, Burst Chop = .

3) Row address is set to 0x0000.

4) Data reflects burst length of 16.

5) Refer to IDD4R measurement loop table for data pattern definition.

6) Where C/A column is not populated, refer to command truth table, column address, BA, BG, and CID for the C/A state.

## 11.8 IDD5B, IDDQ5B and IPP5B Pattern

Executes Refresh (all Banks) commands at minimum tRFC1. Notes 3-6 apply to entire table.

Sequence	Command	CS	C/A [13:0]	CA8	CID [2:0]	Special Instructions
0	REFab	L	-	Н	0x0	All "valid" inputs = VDDQ
1	DES	Н	Toggling1	-	-	Repeat sequence to satisfy tRFC(min)2, truncate if required
2	REFab	L	-	Н	0x0	All "valid" inputs = VDDQ
3	DES	Н	Toggling1	-	-	Repeat sequence to satisfy tRFC(min)2, truncate if required
	Repeat sec	quence 0	-3 for each 3DS	S logical rank, if	CID[2:0]=0x1-0x7	

### [ Table 52 1 IDD5B, IDDQ5B, IPP5B, IDD5F, IDDQ5F, IPP5F

NOTE :

1) Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.

2) For IDD5B, use tRFC1(min). For IDD5F, use tRFC2(min).

3) DQ signals are VDDQ.

All banks of all "non-target" logical ranks are Idd2N condition
 Where C/A[13:0] column is not populated, refer to command truth table, CA8, and CID columns for the C/A state.

6) Must set CA8=H on REFab commands to indicate 1X refresh rate on devices that support RIR.

## 11.9 IDD5C, IDDQ5C and IPP5C Pattern

Executes Refresh (Same Bank) command at minimum tRFCsb. Notes 2-5 apply to entire table.

### [ Table 53 1 IDD5C, IDDQ5C, IPP5C

Sequence	Command	CS	C/A [13:0]	CA8	BA [1:0]	CID [2:0]	Special Instructions					
0	REFsb	L	-	Н	0x0	0x0						
1	DES	н	Toggling1	dav	ridli@	hsrp.	Repeat sequence to satisfy tRFCsb(min), truncate i required					
2	REFsb	L	-	Н	0x1	0x0						
3	DES	н	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required					
4	REFsb	L	-	Н	0x2	0x0						
5	DES	н	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required					
6	REFsb	L	-	Н	0x3	0x0						
7	DES	н	Toggling1	-			Repeat sequence to satisfy tRFCsb(min), truncate if required					
	Rep	eat seque	ence 0-7 for eac	CID[2:0]=0x1-0x7								

#### NOTE :

1) Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.

2) DQ signals are VDDQ

3) All banks of all "non-target" logical ranks are IDD2N condition.

4) Where C/A[13:0] column is not populated, refer to command truth table, CA8, and CID columns for the C/A state.

5) All banks of all "non-target" logical ranks are IDD2N condition.

# 11.10 IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R Pattern

All notes apply to entire table.

### [ Table 54 ] IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R

Sequence	Command	Clock	CS	C/A [13:0]	Special Instructions
0	SRE	Valid	L	0x3BF7	Clocks must be valid tCKLCS(min) time
1	DES	Valid	н	0x3FFF	Repeat sequence to satisfy tCPDED(min), truncate if required
2	All C/A=H	Valid	L	0x3FFF	
3	All C/A = H	$CK_t = CK_c = H$	L	0x3FFF	Repeat sequence indefinitely

### NOTE :

1) Data is pulled to VDDQ.

2) DQS\_t and DQS\_c are pulled to VDDQ.

3) For 3DS, all banks of all logical ranks mimic the same test condition.



**DDR5 SDRAM** 

K4RAH165VB-BCQK

## 11.11 IDD7, IDDQ7 and IPP7 Pattern

Executes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank, Bank Group and CID addresses. Notes 2-6 apply to entire table.

### [ Table 55 ] IDD7, IDD7Q, IPP7

Sub-Loop	Sequence	Command	CS	C/A [13:0]	Row Address [17:0]	Column Address [10:0]	BA [1:0]	BG [2:0]	CID [2:0]	Data Burst (BL=16)	Special Instructions
0	0	ACT	L H		0x00000	-	0x0	0x0	0x0	-	
	1	DES	Н	Toggling1							Repeat sequence to satisfy tRRD_S(min), tFAW(min), and tRCD(min). Truncate if required
1	2	ACT	L H		0x03FFF	-	0x0	0x1	0x0	-	
	3	DES	Н	Toggling1							Repeat sequence to satisfy tRRD_S(min), tFAW(min), and tRCD(min). Truncate if required.
2	4-5			Repea	t sub-loop C	, use BG[2	:0]=0x2	instead			
3	6-7				t sub-loop 1	-	-				
4	8-9				t sub-loop C	· •					skip for x16
5	10-11			-	t sub-loop 1	_	-				skip for x16
6	12-13				t sub-loop C		-		_		skip for x16
7	14-15			Repea	t sub-loop 1	, use BG[2	:0]=0x7	inst <b>e</b> ad			skip for x16
	16	RDA	L		-	0x3F0	0 <b>x</b> 0	<b>0x</b> 0	0x0	Pattern A	
8	17	ACT	L H	-	0x00000		0x1	0x0	0x0	-	
	18	DES	Н	Toggling1	aviu	G	191	p.cc			Repeat sequence to satisfy tRRD_S(min), tFAW(min), and tRCD(min). Truncate if required.
	19	RDA	L H		-	0x000	0x0	0x1	0x0	Pattern B	
9	20	ACT	L H		0x03FFF	-	0x1	0x1	0x0	-	
	21	DES	н	Toggling1							Repeat sequence to satisfy tRRD_S(min), tFAW(min), and tRCD(min). Truncate if required.
10	22-24		•	Repea	t sub-loop 8	, use BG[2	:0]=0x2	instead		•	
11	25-27			Repea	t sub-loop S	, use BG[2	:0]=0x3	instead			
12	28-30			Repea	t sub-loop 8	, use BG[2	:0]=0x4	instead			skip for x16
13	31-33		Repeat sub-loop 9, use BG[2:0]=0x5 instead								
14	34-36		Repeat sub-loop 8, use BG[2:0]=0x6 instead								
15	37-39		Repeat sub-loop 9, use BG[2:0]=0x7 instead								
16-23	40-64	-	Repeat sub-loops 8-15, use BA[1:0]=0x1 for the RDA and BA[1:0]=0x2 for the ACT								
24-31	65-89			oops 8-15, u							
32-39	90-114	Repeat sub-loops 8-15, use BA[1:0]=0x3 for the RDA and BA[1:0]=0x0 for the ACT									
			Re	epeat sub-loo	ps 0-18 for	each 3DS I	ogical ra	ank, if app	licable		CID[2:0]=0x1-0x7

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS. DDR5 SDRAM

K4RAH165VB-BCQK

### NOTE :

- 1) Utilize DESELECTs between commands per the 4-cycle sequence defined in the IDD2N, IDD3N pattern.
- 2) READs performed with Auto Precharge = H, Burst Chop = H.
- 3) x8 or x16 may have different Bank or Bank Group Address.
- 4) Data reflects burst length of 16.
- 5) Refer to IDD4R measurement loop table for data pattern definition.
- 6) For 3DS, all banks of all "non-target" logical ranks are Idd2N condition.



## 12.0 16Gb DDR5 SDRAM B-die IDD SPECIFICATION TABLE

IDD and IPP values are for typical operating range of voltage and temperature unless otherwise noted.

### [ Table 56 ] IDD 4800(40-39-39)Specification

	1Gx16 (K4RAH165VB)									
Symbol		DDR5-4800(40-39-39)								
	IDD Max.	IDDQ Max.	IPPE Max.							
I <sub>DD0</sub>	58	22	10							
I <sub>DD0F</sub>	125	22	18							
I <sub>DD2N</sub>	30	21	4							
I <sub>DD2P</sub>	23	15	4							
I <sub>DD2NT</sub>	60	23	4							
I <sub>DD3N</sub>	50	21	7							
I <sub>DD3P</sub>	35	13	7							
I <sub>DD4R</sub>	265	290	10							
I <sub>DD4RC</sub>	265	290	10							
I <sub>DD4W</sub>	345	370	10							
I <sub>DD4WC</sub>	345	370	10							
I <sub>DD5B</sub>	230	23	56							
I <sub>DD5F</sub>	220	23	56							
I <sub>DD5C</sub>	95	23	25							
I <sub>DD6N</sub>	62	5	12							
I <sub>DD6E</sub>	80	8	16							
I <sub>DD7</sub>	420	290	40							
I <sub>DD8</sub>	16 Cavio	II@nsrp.com.cl	4							

### [ Table 57 ] IDD6 Specification

		1Gx16 (K4RAH165VB)						
Symbol	Temperature Range	DDR5-4800(40-39-39)						
		IDD Max.	IDDQ Max.	IPPE Max.				
I <sub>DD6N</sub>	0 - 85 °C	62	5	12				
I <sub>DD6E</sub>	0 - 95 °C	80	8	16				

## **13.0 Input/Output Capacitance**

[ Table 58 ] Silicon pad I/O Capacitance

Symbol	Parameter	DDR	5-4000	DDR5-440	00 to 4800	Unit	NOTE	
Symbol	Farameter	min	max	min	max	Onit	NOTE	
C <sub>IO</sub>	Input/output capacitance(DQ, DM_n, DQS_t, DQS_c, TDQS_t,TDQS_c)	0.35	0.9	0.35	0.9	pF	1,2,	
C <sub>DIO</sub>	Input/output capacitance delta(DQ, DM_c)	-0.1	0.1	-0.1	0.1	pF	1,2,8	
C <sub>DDQS</sub>	Input/output capacitance delta (DQS_t and DQS_c)		0.04		0.04	pF	1,2,4	
С <sub>СК</sub>	Input capacitance(CK_t and CK_c)	0.2	0.7	0.2	0.6	pF	1,2	
C <sub>DCK</sub>	Input capacitance delta(CK_t and CK_c)		0.05		0.05	pF	1,2,3	
CI	Input capacitance(CS_n & CA[13:0] pins only)	0.2	0.7	0.2	0.6	pF	1,2,5	
C <sub>DI_CS_n</sub>	Input capacitance delta(CS_n pin only)	-0.1	0.1	-0.1	0.1	pF	1,2,6	
C <sub>DI_CA</sub>	Input capacitance delta(CA[13:0] pins only)	-0.1	0.1	-0.1	0.1	pF	1,2,7	
C <sub>ALERT</sub>	Input/output capacitance of ALERT	0.3	1.5	0.3	1.5	pF	1,2	
CLoopback	Input/output capacitance of Loopback(LBDQ, LBDQS)	0.3	1.0	0.3	1.0	pF	1,2	
Cten	Input capacitance of TEN	0.2	2.3	0.2	2.3	pF	1,2,9	
C <sub>ZQ</sub>	Input capacitance of ZQ		5	-	5	pF	1,2,11	
C <sub>STRAP</sub>	Input capacitance of MIR, CAI, CA_ODT pins		10	-	10	pF	1,2,10	

### NOTE :

1) This parameter is not subject to production test. This parameter is measured by using vendor specific measurement methodology.

2) This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here.
3) Absolute value CIO(CK\_t)-CIO(CK\_c).
4) Absolute value of CIO(DQS\_t)-CIO(DQS\_c).

5) CI applies to CS\_n and CA[13:0].

6)  $CDI_CS_n = CI(CS_n)-0.5^*(CI(CK_t)+CI(CK_c)).$ 7)  $CDI_CA = CI(CA[13:0])-0.5^*(CI(CK_t)+CI(CK_c)).$ 

 B) CDIO = CIO(DQ,DM)-Avg(CIO(DQ,DM)).
 B) CDIO = CIO(DQ,DM)-Avg(CIO(DQ,DM)).
 FIN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and system shall verify TEN signal with Vendor specific information.

10) MIR, CAI, and CA\_ODT are strap pins used to configure module or point to point use cases depending on power, signal integrity, and termination requirements. No active AC signaling requirements defined for these pins.

11) Maximum external load capacitance on ZQ pin: 25pF. The ZQ functionality / accuracy with the max capacitive load is characterized.

12) CI Options are incorporated VcIVW in table 187 in Section 8.2.

### [Table 59] DRAM package electrical specifications (X16)

Devemeter	Symphol	4000 1	4000 to 4800		NOTE	
Parameter	Symbol	min	max	Unit	NOTE	
Input/output Zpkg	Zpkg_DQ	45	75	W	1,2,4,5,10,	
Input/output Pkg Delay	Tpkg_delay_DQ	10	40	ps	1,3,4,5,10	
DQS_t, DQS_c Zpkg	Zpkg_DQS	45	75	W	1,2,5,10,12	
DQS_t, DQS_c Pkg Delay	Tpkg_delay_DQS	10	40	ps	1,3,5,10,12	
Delta Zpkg DQS_t, DQS_c	DZpkg_DQS	-	5	W	1,2,5,7,10	
Delta Delay DQS_t, DQS_c	DTpkg_delay_DQS	-	2	pF	1,3,5,7,10	
Input- CTRL pins Zpkg	Zpkg_CTRL	45	75	W	1,2,5,9,10	
Input- CTRL pins Pkg Delay	Tpkg_delay_CTRL	10	40	ps	1,3,5,9,10	
Input- CMD ADD pins Zpkg	Zpkg_CA	45	75	W	1,2,5,8,10	
Input- CMD ADD pins Pkg Delay	Tpkg_delay_CA	10	45	ps	1,3,5,8,10	
CK_t & CK_c Zpkg	Zpkg_CK	45	75	W	1,2,5,10	
CK_t & CK_c Pkg Delay	Tpkg_delay_CK	10	45	ps	1,3,5,10	
Delta Zpkg CK_t & CK_c	DZpkg_delay_CK	-	5	W	1,2,5,6,10	
Delta Delay CK_t & CK_c	DTpkg_delay_CK	-	2	ps	1,3,5,6,10	
ALERT Zpkg	Zpkg_ALERT	45	75	W	1,2,5,10	
ALERT Delay	Tpkg_delay_ALERT	10	60	ps	1,3,5,10	
Loopback Zpkg	Zpkg_Loopback	45	75	W	1,2,5,10,11	
Loopback Delay	Tpkg_delay_Loopback	10	60	ps	1,3,5,10,11	

### NOTE :

1) This parameter is not subject to production test.

2) This parameter is measured by using vendor specific measurement methodology to calculate the average Zpkg\_xx over the interval Tpkg\_delay\_xx.

3) This parameter is measured by using vendor specific measurement methodology.

4) Zpkg\_DQ & Tpkg\_delay\_DQ applies to DQ, DM.

5) This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here.

6) Absolute value of Zpkg\_CK\_t - Zpkg\_CK\_c for impedance(Z) or absolute value of Tpkg\_delay\_CK\_t - Tpkg\_delay\_CK\_c for delay (Tpkg\_delay).

7) Absolute value of Zpkg(DQS\_t)-Zpkg(DQS\_c) for impedance(Z) or absolute value of Tpkg\_delay\_DQS\_t - Tpkg\_delay\_DQS\_c for delay (Tpkg\_delay)

8) Zpkg\_CA & Tpkg\_delay\_CA applies to CA[13:0].

9) Zpkg\_CTRL & Tpkg\_delay\_CTRL applies to CS\_n.

10) Package implementations shall meet spec if the designed Z<sub>pkg</sub> and T<sub>pkg\_delay</sub> fall within the ranges shown.

Zpkg\_Loopback & Tpkg\_delay\_Loopback applies to LBDQ and LBDQS.
 Zpkg\_DQS & Tpkg\_delay\_DQS applies to DQS\_t & DQS\_c, TDQS\_t & TDQS\_c.

## **13.1 Electrostatic Discharge Sensitivity Characteristics**

[ Table 60 ] Electrostatic Discharge Sensitivity Characteristics

Parameter	Symbol	min	max	Unit	NOTE
Human body model (HBM)	ESDHBM	1000	-	V	2
Charged-device model(CDM)	ESDCDM	250	-	V	3

#### NOTE :

1) State-of-the-art basic ESD control measures have to be in place when handling devices.

2) Refer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.

3) Refer to ESDA / JEDEC Joint Standard JS-002 for measurement procedures.

## **14.0 Electrical Characteristics & AC Timing** 14.1 Rounding Definitions and Algorithms

Software algorithms for calculation of timing parameters are subject to rounding errors from many sources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz (4400 MT/s) for the DDR5-4400 speed bin, which mathematically yields a nominal clock period tCK(AVG) of 0.454545... ns. In most cases, it is impossible to express all digits after the decimal point exactly, and rounding must be used. The DDR5 SDRAM specification establishes a minimum granularity for timing parameters of 1 ps.


Rules for rounding must be defined to allow optimization of device performance without violating device parameters. All timing parameters specified in the time domain (ns, ps, etc.) which must then be converted to the clock domain (nCK units) shall be defined to align with these rules. The key point is, minimum and maximum timing parameter values shall generally use the same rounding rules used to define tCK(AVG)min and tCK(AVG)max. The resulting rounding algorithms rely on results that are within correction factors of device testing and specification to avoid losing performance due to rounding errors. These rules are:

- DEFINING TIMING PARAMETER VALUES: Minimum and maximum timing parameter values, including tCK(AVG)min and tCK(AVG)max, are rounded down and to be defined to 1 ps of accu- racy in the DDR5 SDRAM specification based on the non-rounded nominal tCK(AVG) for a given speed bin. If the nominal timing parameter values require more than 1 ps of accuracy, they can be rounded down (faster) to the next 1 ps according to the rounding algorithms, and the DDR5 SDRAM is responsible for absorbing the resulting small parameter extensions. In other words, the DDR5 SDRAM specification only lists the nominal parameter values rounded down to the next 1ps. For example, this extends the DDR5-4400 tCK(AVG)min definition to be exactly 0.454 ns which is slightly smaller (faster) than the nominal memory clock period of 0.4545455... ns by less than 1 ps..
- CALCULATING THE REAL MINIMUM TIMING PARAMETER VALUES: For minimum timing parameters, other than tCK(AVG)min, to avoid losing performance due to additional erroneous nCKs and to calculate the true real minimum values, their nominal values listed in the DDR5 SDRAM specification must be reduced (faster) by the maximum %error (correction factor) used to define tCK(AVG)min. The DDR5 SDRAM is responsible for absorbing the resulting small parameter extensions. For example, tWRmin has a nominal value of 30.000ns, however, apply- ing the 0.30% correction factor allows a more aggressive timing (for example, 29.910ns) to be supported, which allows the intended smaller (faster) nCK value to be maintained when rounding tCK(AVG)min down to the next 1 ps. Note, parameter values defined to be 0 ps do not need to be reduced by a correction factor, and therefore don't require these rounding algorithms.
- CALCULATING THE REAL MAXIMUM TIMING PARAMETER VALUES: For maximum timing parameters, including tCK(AVG)max, to avoid losing performance due to excluding erroneous nCKs and to calculate the true real maximum values, their nominal values listed in the DDR5 SDRAM specification must be increased (slower) by the maximum %error caused by rounding tCK(AVG) down to the next 1 ps. The DDR5 SDRAM is responsible for absorbing the resulting small parameter extensions. For example, tREFImax has a nominal value of 3.9 us. And the DDR5-8400 speed bin mathematically yields a nominal clock period tCK(AVG) of 0.238095... ns, resulting in a theoretical maximum %error of 0.42% (0.239ns/0.238ns-100%). So the true real tREFImax value is 3.916386... us (3.9us\*0.239ns/0.238ns) for the DDR5-4800 speed bin.

**DDR5 SDRAM** 

K4RAH165VB-BCQK

ROUNDING ALGORITHM FOR MINIMUM TIMING PARAMETER VALUES: Round down only integer number math is commonly used in the industry to calculate nCK values. This rounding algorithm for minimum timing parameters uses scaling by 1000 to allow use of integer math. Nominal minimum timing parameters like tWRmin, tRCDmin, etc. which are programmed in sys- tems in numbers of clocks (nCK) but expressed in units of time(ps), are rounded down to the next 1ps, multiplied by the scaled inverse correction factor (1000-3=997) prior to division by the application memory clock period rounded down to the next 1ps, and adding 1 scaled by 1000 to that result effectively adds 1nCK. Division by 1000 undoes the scaling effects, resulting in a number of clocks as the final answer which has been effectively rounded up to the next 1 nCK by adding 1nCK in the previous step and then rounding down to the next 1 nCK. The caveat is, effectively adding 1 prior to rounding down is mostly equivalent to rounding up except when the result is equal to an integer in which case the result won't be rounded down as intended, and therefore performance would be lost. To address this, the maximum 0.28% correction factor needed for 3600 MHz (0.277ns/0.2777777...ns-100%) operation has been increased slightly to 0.30% in this rounding algorithms. This accounts for all integer boundary conditions, except for the specific case when the nominal minimum timing parameter value is defined to be 0 ps. No rounding is required for parameter values equal to 0 ps. This rounding algorithm is not optimized for parameter values that are less than or equal to 0ps, and may result in unintended lost perfor-mance if used for parameter values that are less than or equal to 0ps.



ROUNDING ALGORITHM FOR MAXIMUM TIMING PARAMETER VALUES: Round down only integer number math is commonly used in the industry to calculate nCK values. This rounding algorithm is used for maximum timing parameters. Nominal maximum timing parameters like tREFImax, etc. which programmed in systems in numbers of clocks (nCK) but expressed in units of time (ps), are rounded down to the next 1 ps prior to division by the application memory clock period rounded down to the next 1 ps, resulting in a number of clocks as the final answer which is rounded down to the next 1 nCK. No rounding is required for parameter values equal to 0 ps, but this rounding algorithm can still be used for parameter values equal to 0ps and no performance will be lost. This rounding algorithm is not optimized for parameter values that are less than 0 ps (negative parameter values), and may result in violating the parameter specification if used for parameter values that are less than 0 ps.

- CL ALGORITHM FOR STANDARD SPEED BINS: The math rounding algorithms shall be used for all timing parameters when converting from the time domain (ns, ps, etc.) to the clock domain (nCK units), except for when converting tAA to CL. If these rounding algorithms are used to convert tAA to CL, they'll return invalid CL's for some cases when down clocking (and the DIMM SPD CL Mask doesn't protect against all of these cases). The proper setting of CL shall be determined by the memory control- ler, either by using the speed bin tables, or by using the CL algorithm, or by some other means. Refer to the Speed Bins and Operations section for more information. Note, the CL algorithm replaces the need to use the DIMM SPD CL Mask.
- CL ALGORITHM FOR CUSTOM SPEED BINS: If the DDR5 SDRAM supports non-standard tCK, tAA, tRCD, and tRP speed bin timings, the CL algorithm will still only return valid CL's as defined in the speed bin tables, which may not be the intended CL's for non-standard speed bins. In these cases, the rounding algorithms may need to be used to convert tAA to CL, instead of the CL algorithm. The CL returned by the rounding algorithms shall be incremented up to the next supported CL according to the DIMM SPD CL Mask. Consult the memory vendor for more information.

### 14.1.1 Example 2, using integer math to convert tWR(min) from ns to nCK:

// This algorithm reduces the nominal minimum timing parameter value by a 0.30% correction factor, // rounds tCK(AVG) down, calculates nCK, adds 1 nCK, and rounds nCK down to the next integer value

int TwrMin, Correction, ClockPeriod, TempTwr, TempNck, TwrInNck;

TwrMin	= 30000;	// tWRmin in ps
Correction	= 3	// 0.30% per the rounding algorithm
ClockPerio	d = ApplicationTck;	// Clock period in ps is application specific
TempTwr	= TwrMin * (1000 - Correction);	// Apply correction factor, scaled by 1000
TempNck	= TempTwr / ClockPeriod ;	<pre>// Initial nCK calculation, scaled by 1000</pre>
TempNck	= TempNck + 1000;	// Add 1, scaled by 1000, to effectively round up
TwrInNck	= (int)(TempNck / 1000);	// Round down to next integer

### [ Table 62 ] Example 1, using round down only integer number math

DDR5 Device Operating at Standard Application Frequencies Timing Parameter: <i>t</i> WR(min) = 30.000ns = 30000ps										
Application Speed Grade	Device tWR	Application tCK	Device tWR / Applica- tion tCK	Device tWR * (1000 - Cor- rection) / Application tCK + 1000	Truncate Corrected nCK / 1000					
MT/s	ps	ps	nCK (real)	scaled nCK (corrected)	nCK (integer)					
3200	30000	625	48.00	48856	48					
3600	30000	555	54.05	54891	54					
4000	30000	500	60.00	60820	60					
4400	30000	454	66.08	66881	66					
4800	30000	416	72.12	72899	72					

davidli@hsrp.com.cn

## 14.2 AC Timings

The analog timing parameters in this section have been defined based on nominal tCA(avg)min according to the rounding rules which can be found in the Rounding Definitions and Algorithms section.

I	Table	63	]	Timing	Parameters
---	-------	----	---	--------	------------

DSpeed		DDR5	-4000	DDR	-4400	DDR	5-4800		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOT E
Clock Timing									
Average Clock Period	tCK(avg)	0.500	-	0.454	-	0.416	-	ns	1
Command and Address Timing									•
Read to Read command delay for same bank in same bank group	tCCD_L			Max(8n0	CK, 5ns)			nCK,ns	8
Write to Write command delay for same bank in same bank group	tCCD_L_WR			Max(32n0	CK, 20ns)			nCK,ns	8
Write to Write command delay for same bank group, second write not RMW	tCCD_L_WR 2			Max(16n0	CK, 10ns)			nCK,ns	8
Read to Write command delay for same bank group	tC- CD_L_RT W			_ + RBL/2 + 2t + (tRPST - 0.5				nCK,ns	3,5, <u>6,</u> 8
Write to Read command delay for same bank in same bank group	tCCD_L _WTR		CWL + \	NBL/2 + Max(	I6nCK,10ns)			nCK,ns	4,6,8
Read to Read command delay for differ- ent bank in same bank group	tCCD_M			tCC	D_L			nCK,ns	8
Write to Write command delay for differ- ent bank in same bank group	tCCD_M_W R			tCCD_	L_WR			nCK,ns	8
Write to Read command delay for differ- ent bank in same bank group	tC- CD_M_WTR		Л	tCCD_I	WTR			nCK,ns	4,6,8
Read to Read command delay for differ- ent bank group	tCCD_S		VIR	ε	3			nCK	8
Write to Write command delay for differ- ent bank group	tCCD_S_W R		avidli	E Contraction	3			nCK	8
Read to Write command delay for differ- ent bank group	tC- CD_S_RT W	Cit	CL - CWL + RBL/2 + 2tCK - (Read DQS offset) + (tRPST - 0.5tCK) + tWPRE					nCK,ns	3,5, <u>6</u> , 8
Write to Read command delay for differ- ent bank group	tCCD_S _WTR		CWL +	WBL/2 + Max(	4nCK,2.5ns)			nCK,ns	4,6,8
Write to Read with Auto Precharge com- mand delay for same bank	tCCD_WTR A		CWL	. + WBL/2 + tW	/R - tRTP			nCK,ns	2,4, <u>6</u> , 8
Activate to Activate command delay to same bank group for 1KB page size	tRRD_L(1K)			Max(8n0	CK, 5ns)			nCK,ns	8
Activate to Activate command delay to same bank group for 2KB page size	tRRD_L(2K)			Max(8n0	CK, 5ns)			nCK,ns	8
Activate to Activate command delay to different bank group for 1KB page size	tRRD_S(1K)		8					nCK	8
Activate to Activate command delay to different bank group for 2KB page size	tRRD_S(2K)				3			nCK	8
Four activate window for 1KB page size	tFAW (1K)	Max(32nCK, 20.000ns)	-	Max(32nCK 14.545ns)		Max(32nCl 13.333ns)		nCK, ns	
Four activate window for 2KB page size	tFAW (2K)	Max(40nCK, 20.000ns)	-	Max(40nCK 18.181ns)		Max(40nCl 16.666ns)		nCK, ns	
Read to Precharge command delay	tRTP			Max(12nC	K, 7.5ns)			nCK,ns	8
Precharge to Precharge command de- lay	tPPD			2	2			nCK	7,8
Write recovery time	tWR			3	0			ns	8

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

**DDR5 SDRAM** 

K4RAH165VB-BCQK

### NOTE :

- 1) tCK(avg)min listed for reference only, refer to the Speed Bins and Operations section which lists all valid tCK(avg) values.
- tCCD\_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + tWR(min) tRTP(min), and when using the appropriate rounding algorithms, 2) nCCD\_WTRA(min) shall always be greater than or equal to CWL + WBL/2 + nWR(min) - nRTP(min).
- a) RBL: Read burst length associated with Read command.
   RBL = 32 (36 w/ RCRC on) for fixed BL32 and BL32 in BL32 OTF mode.
   RBL = 16 (18 w/ RCRC on) for fixed BL16 and BL16 in BL32 OTF mode.
   RBL = 16 (18 w/ RCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode.
- 4) WBL: Write burst length associated with Write command.
- WBL = 32 (36 w/ WCRC on) for fixed BL32 and BL32 in BL32 OTF mode. WBL = 16 (18 w/ WCRC on) for fixed BL16 and BL16 in BL32 OTF mode WBL = 16 (18 w/ WCRC on) for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode. The following is considered for tRTW equation. 1tCK needs to be added due to tDQS2CK. 5)
- Read DQS offset timing can pull in the tRTW timing. 1tCK needs to be added when 1.5tCK postamble.
- CWL=CL-2. 6
- tPPD applies to any combination of precharge commands (PREab, PREsb, PREpb). 7)
- 8) This parameter only specifies minimum values (there is no maximum value). The maximum value cells have been merged in the table to improve legibility.



## 14.3 DDR5 Function Matrix

DDR5 SDRAM has several features supported by ORG and also by Speed. The following Table is the summary of the features.

[ Table 64 ] Function Matrix (By ORG. V:Supported, Blank:Not supported)

Functions	x16	NOTE
Write Leveling	V	
Temperature controlled Refresh	V	
Fine Granularity Refresh	V	
Same Bank Refresh	V	
Refresh for Management		
Data Mask	V	
Command Address Inversion	V	
TDQS		
ZQ calibration	V	
DQ Vref Training	V	
Per DRAM Addressability	V	
Mode Register Readout	V	
WRITE CRC	V	
READ CRC	V	
Programmable Preamble/Postamble	V	
Maximum Power Saving Mode	V	
Connectivity Test Mode	V	
Bit Error Rate Test	V	
Package Output Driver Test Mode	V	
3DS		
CA Training Mode	V	
CS Training Mode	V	n
DQS interval Oscillator	V	
ECC Transparency and Error Scrub	V	
Lookback	V	
Duty Cycle Adjuster	V	

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by SAMSUNG manufacturer:

Other Similar products are found below :

M366S0924FTS-C7A00 AS4C16M32MD1-5BCN MT52L256M32D1PF-107 WT:B HM514100AZ-80 IS42VM16400M-75BLI K4S560432C-TC75 SH2567MU325816HEV AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 DEMT46H128M16LFCK6ITA S27KL0641DABHB020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR S27KS0641DPBHV020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN AS4C64M8D1-5BCN AS4C128M16MD2A-25BIN IS43LR16800G-6BL AS4C64M16D3B-12BINTR W97AH6KBVX2I MT44K16M36RB-125E:A TR AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN AS4C64M16D3B-12BINTR AS4C128M16D3LC-12BIN AS4C64M32MD1A-5BIN AS4C128M16D3LC-12BINTR IS45S32800J-7TLA2 MT42L32M32D1HE-18 IT:D IS66WVH32M8DALL-166B1LI AS4C2M32SA-6TINTR AS4C16M16SB-6BIN IS66WVO32M8DALL-200BLI-TR IS66WVO32M8DBLL-133BLI-TR IS46TR16K01S2AL-125KBLA2 IS46TR16640CL-125JBLA2-TR MT48LC64M8A2P-75:C TR AS4C512M16D4-75BIN MT40A256M16LY-062E:F TR MT62F1G32D4DR-031 WT:B IS66WVH16M8DBLL-100B1LI IS66WVH16M8DALL-166B1LI S70KL1283DPBHV020 MT53E1G32D2FW-046 IT:B NT5CB256M16ER-FL