# **8Gb GDDR6 SGRAM C-die**

16M x 16Bit x 16 Banks x 2ch. / 32M x 8Bit x 16 Banks x 2ch. Graphic Double Data Rate 6
Synchronous DRAM
(180Ball FBGA)

# datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2020 Samsung Electronics Co., Ltd. All rights reserved.



## **Revision History**

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	Editor
0.0	- First SPEC Release	16th Jan, 2018	Target	J.Y.Bae
0.9	- Preliminary datasheet.	29th Jun, 2018	Preliminary	M.S.Bae
	- Correct typo.			J.Y.Bae
	- Update for JEDEC specification Rev. 2.03.			
	- Remove a part number for K4Z80325BC-HC12.			
	- Change GDDR6 SGRAM BALL-OUT.			
	1. D10: WCK1_c_A, NC -> WCK1_c_A			
	2. D11: WCK1_t_A, NC -> WCK1_t_A			
	3. G5: RFU_A, NC -> CA10_A, NC			
	4. M5 : RFU_B, NC -> CA10_B, NC			
	5. R4 : WCK0_t_B, NC -> WCK0_t_B			
	6. R5 : WCK0_c_B, NC -> WCK0_c_B			
	- Update AC Timings table.			
	1. Remove QDR WCK.			
	2. Add a fCKPIN, CKEPW, tCKESR and tHSRF.			
	4. fWCKSTOP : TBD -> 2000MHz @ Max.			
	5. Remove a tLTL15TR.			
	6. Remove a tSRF.			
	7. tPD: 10 -> max(10tCK, 10) @min [ns].			
1.0	- Final datasheet.	7th Sep, 2018	Final	M.S.Bae
	- Update IDD spec values for HC14.			J.Y.Bae
	- Update AC timings in Command Address Training Mode table.			
	- Add VDD conditions in tables below.			
	1. LDFF and RDTR TIMINGS table.			
	2. WRTR and RDTR Timings table.			
	- Update Mode Register Definition 0.			
	- Update Example of Frequency Modes table.			
	- Update Silicon Pad Capacitance table.			
	- Update Thermal Characteristics table.			
	- Update AC parameter set for IDD test table.			
	- Remove Self Refresh Current Definitions table.			
	- Update WCK-to-Data-In Timing Sensitivity table.			
	- Update WCK-to-Data-Out Timing Sensitivity table.			
	- Update AC timings in Command Address Training Mode table.			
	- Add State Diagram.			
	- Update REFRESH and PER-BANK / PER-2-BANK REFRESH.			

- Update Low Power Modes.- Update Temperature Sensor.

## **GDDR6 SGRAM**

Revision No.	<u>History</u>	<b>Draft Date</b>	Remark	<b>Editor</b>		
	- Update note No. 13 in AC Timing table.					
	- Update PSEUDO-CHANNEL (PC) MODE.					
	- Update Vender ID.					
1.1	- Add a code K4Z80325BC-HC12 for 12Gbps.	26th Nov, 2018	Final	M.S.Bae		
	- Change fCK value : 50 -> 25 [MHz]			J.Y.Bae		
	- Update IDD spec values for HC16 and HC12.					
1.2	- Change a comment in clocking section.	19th Apr, 2019	Final	M.S.Bae		
	- Update Command Sequences Affected by Bank Groups table.			J.Y.Bae		
	- Update MR7.					
	1. Add a comment "OP6 of this register is initialized with '0'."					
	2. OP[6] 0B : 0.7*VDDQ / default					
	- Update MR10 description.					
	- Update description VDD off in MR12.					
	- Add a note in Absolute Maximum Ratings table.					
	- Update AC & DC Operating Conditions					
	1.Update VREFD and VREFD2 values.					
	2. Update note4.					
	- Add x16 mode.					
1.3	- Added K4Z80325BC-HC18 code for 18Gbps	29th Jan, 2020	Final	J.Y.Bae		
	- Updated TBD values of package electrical specification.			S.H.Kwak		

## **Table Of Contents**

## 8Gb GDDR6 SGRAM C-die

1. GDDR6 SGRAM STANDARD OVERVIEW	
1.1 Features	
1.3 General Description	
1.4 Definition Of Signal State Terminology	
1.5 Definition Of Clocking Terminology	
1.6 Pin Configuration	10
1.6.1. GDDR6 SGRAM BALL-OUT	10
1.6.2. Package Outline	
1.7 Input/Output Functional Description	
1.8 Clocking	
2. STATE DIAGRAM	
3. INITIALIZATION	16
3.1 Power-Up Sequence	
3.2 Initialization With Stable Power	
3.3 Vendor ID	
4. ADDRESS	
4.1 Command And Addressing	
4.2 Command Address Bus Inversion (CABI)	
4.3 Bank Groups	
5. TRAINING	
5.1 Interface Training Sequence	
5.2 Command Address Training	
5.2.1. Command Address Training with Self Refresh (CADT Self Refresh)	
5.3.1. WCK2CK Auto Synchronization	
5.4 Read Training	
5.4.1. LDFF Command	
5.4.2. RDTR Command	
5.5 WRITE Training	43
5.5.1. WRTR Command	44
6. MODE REGISTERS	46
6.1 Mode Register 0 (MR0)	47
6.1.1. Write Latency (WLmrs)	
6.1.2. Read Latency (RLmrs)	48
6.1.3. Write Recovery (WR)	
6.1.4. Test Mode	
6.2.1. Impedance Auto Calibration of Output Buffer and Active Terminator	
6.2.2. Driver Strength	
6.2.3. Data Termination	
6.2.4. Calibration Update	
6.2.5. RDBI and WDBI	49
6.2.6. CABI	
6.3 Mode Register 2 (MR2)	
6.3.1. CADT SRF	
6.3.2. RDQS Mode	
6.3.4. Self Refresh	
6.3.5. EDC Hold Rate	
6.3.6. Impedance Offsets (MR2 OP[5:0] & MR3 OP[5:0])	
6.4 Mode Register 3 (MR3)	
6.4.1. DRAM Info	53
6.4.2. Bank Groups	
6.5 Mode Register 4 (MR4)	
6.5.1. EDC Hold pattern / EDC Invert	
6.5.2. Read CRC and CRC Read Latency (CRCRL)	
6.6 Mode Register 5 (MR5)	
6.6.1. Low Power Modes (LP2, LP3)	
6.7 Mode Register 6 (MR6) & Mode Register 9 (MR9)	
6.7.1. VREFD Level	
6.7.2. Decision Feedback Equalization (DFE)	
6.7.3. Transmit Equalizer (TX EQ)	60

## **GDDR6 SGRAM**

8.5 Electrostatic discharge Sensitivity Characteristics	135
8.6 AC & DC Operating Conditions	
8.7 POD I/O System	
8.8 IDD and IPP Parameters And Test Conditions	
8.9 AC Timings	
8.10 CLOCK-TO-DATA Timing Sensitivity	
8.11 1.35V I/O Driver Models	
8.12 1.25V I/O Driver Models	
8.13 On Die Termination (ODT)	
8.14 x8 Mode Enable	173
8.15 PSEUDO-CHANNEL (PC) MODE	
9. IEEE.1149.1 BOUNDARY SCAN	179
9.1 Test Pins	
9.1.1. Test Clock (TCK)	179
9.1.2. Test Mode Select (TMS)	
9.1.3. Test Data Input (TDI)	
9.1.4. Test Data Output (TDO)	179
9.2 Tap Controller	180
9.2.1. Test-Logic-Reset	180
9.2.2. Run-Test/Idle	
9.2.3. Select-DR-Scan	180
9.2.4. Capture-DR	180
9.2.5. Shift-DR	
9.2.6. Exit1-DR, Pause-DR, and Exit2-DR	180
9.2.7. Update-DR	
9.2.8. Instruction Register States	180
9.3 Tap Registers	181
9.3.1. Instruction (IR) Register	181
9.3.2. Bypass (BY) Register	
9.3.3. Identification (ID) Register	
9.3.4. Temperature (TR) Register	
9.3.5. Boundary Scan (BS) Register	
9.4 Tap Instruction Set	
9.4.1. SAMPLE/PRELOAD	184
9.4.2. IDCODE	184
9.4.3. CLAMP	
9.4.4. HIGH-Z	184
9.4.5. EXTEST	184
9.4.6. BYPASS	184
9.4.7. TEMPERATURE	184
9.5 Boundary Scan Operation	
9.6 Interactions Retween Boundary Scan And Normal Device Operation	187

## 1. GDDR6 SGRAM STANDARD OVERVIEW

#### 1.1 Features

- 2 separate independent channels with point-to-point interface for data, address and command
- Half CA data rate differential clock inputs CK\_t/CK\_c for CMD/ADD (CA) per 2 channels
- Four half data rate differential clock inputs WCK\_t/WCK\_c, each associated with a data byte (DQ, DBI\_n, EDC) in the channel
- Double Data Rate (DDR) data (with regards to the WCK)
- Double Data Rate (DDR) Command Address (with regards to the CK)
- 16 internal banks
- 4 bank groups for tCCDL = 3 tCK and 4 tCK
- 16n prefetch architecture: 256 bit per array read or write access per channel
- · Burst length: 16 only
- Programmable READ latency: 9 to 31 tCK
- Programmable WRITE latency: 5 to 8 tCK
- WRITE Data mask function via CA bus (single/double byte mask)
- Data bus inversion (DBI) & Command Address bus inversion (CABI)
- Command Address training: command address input monitoring by DQ/ DBI\_n/EDC signals
- · WCK2CK clock training with phase information by EDC signals
- Data read and write training via READ FIFO (depth 6)
- READ FIFO pattern preload by LDFF command
- · Direct write data load to READ FIFO by WRTR command
- Consecutive read of READ FIFO by RDTR command
- Read/Write data transmission integrity secured by cyclic redundancy check using either a half or full data rate CRC

- READ/WRITE EDC on/off mode
- Programmable EDC hold pattern for CDR
- Programmable CRC READ latency = 1 to 4 tCK and CRC WRITE latency = 10 to 16 tCK
- · Low Power modes
- On-chip temperature sensor with read-out
- · Auto precharge for each burst access
- · Auto refresh & self refresh modes
- 32ms, auto refresh (16k cycles)
- Temperature sensor controlled self refresh rate and Partial Array Self Refresh
- Per-Bank / Per-2-Bank Refresh
- On-die termination (ODT)
- ODT and output driver strength auto-calibration with external resistor ZQ
- Programmable termination and driver strength offsets (40 ohm to 60ohm)
- Internal VREF for data inputs and CA inputs with programmable levels
- Separate internal VREF for CA (Command / Address) inputs
- · Vendor ID1 and ID2 for identification
- x16/x8 mode configuration set at power-up with EDC
- Pseudo-channel mode (PC mode) configuration set at power up with CA6
- 1.35V +/- 0.0405V supply for device operation (VDD) (Specific parts support 1.25V + 0.0375V)
- 1.35V +/- 0.0405V supply for I/O interface (VDDQ) (Specific parts support 1.25V + 0.0375V)
- 1.8 + 0.108V / 0.054V supply for VPP
- 180 ball BGA package with 0.75mm pitch
- IEEE1149.1 compliant boundary scan

### 1.2 Ordering Information

Part Number	Max Freq.	Max Data Rate	VDD & VDDQ	Interface	Package
K4Z80325BC-HC18	2250Mhz	18.0Gbps/pin	1.35V+/- 0.0405V	POD_135	
1423002050 11010	-	-	-	-	
K4Z80325BC-HC16	2000Mhz	16.0Gbps/pin	1.35V +/- 0.0405V	POD_135	
	1750Mhz	14.0Gbps/pin	1.25V +/- 0.0375V	POD_125	180 Ball FBGA
K4Z80325BC-HC14	1750Mhz	14.0Gbps/pin	1.35V +/- 0.0405V	POD_135	100 Bail 1 BOA
	1500Mhz	12.0Gbps/pin	1.25V +/- 0.0375V	POD_125	
K4Z80325BC-HC12	1500Mhz	12.0Gbps/pin	1.35V +/- 0.0405V	POD_135	
11420002000-11012	1250Mhz	10.0Gbps/pin	1.25V +/- 0.0375V	POD_125	

### 1.3 General Description

The GDDR6 SGRAM is a high-speed dynamic random-access memory designed for applications requiring high bandwidth. GDDR6 devices contain the following number of bits:

8Gb has 8,589,934,592 bits 12Gb has 12,884,901,888 bits 16Gb has 17,179,869,184 bits 24Gb has 25,769,803,776 bits 32Gb has 34,359,738,368 bits

The GDDR6 SGRAM's high-speed interface is optimized for point-to-point connections to a host controller. On-die termination (ODT) is provided for all high-speed interface signals to eliminate the need for termination resistors in the system.

GDDR6 uses a 16n prefetch architecture and a DDR interface to achieve high-speed operation. The device's architecture consists of two 16 bit wide fully independent channels.

GDDR6 operates from a differential clock CK\_t and CK\_c. CK is common to both channels. Command and Address (CA) are registered at every rising edge of CK and every falling edge of CK. There are both single cycle and multi cycle commands. See command truth table for details.

GDDR6 uses a free running differential forwarded clock (WCK\_t/WCK\_c) with both input and output data registered and driven respectively at both edges of the forwarded WCK. See Clocking section for details.

Read and write accesses to GDDR6 are burst oriented; accesses start at a selected location and consists of a total of sixteen data words. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write (WOM) or masked Write (WDM, WSM) command.

The row and bank address to be accessed is registered coincident with the Activate command. The address bits registered coincident with the Read, Write or masked Write command are used to select the bank and the starting column location for the burst access.

This specification includes all features and functionality required for GDDR6 SGRAM devices. In many cases the GDDR6 specification describes the behavior of a single channel.

### 1.4 Definition Of Signal State Terminology

GDDR6 SGRAM will be operated in both ODT Enable (terminated) and ODT Disable (unterminated) modes. For highest data rates it is recommended to operate in the ODT Enable mode. ODT Disable mode is designed to reduce power and may operate at reduced data rates. There exist situations where ODT Enable mode can not be guaranteed for a short period of time, i.e., during power up.

Following are four terminologies defined for the state of a device (GDDR6 SGRAM or controller) signal during operation. The state of the bus will be determined by the combination of the device signal connected to the bus in the system. For example, in GDDR6 it is possible for the SGRAM pin to be tristated while the controller signal is HIGH or ODT. In both cases the bus would be HIGH if the ODT is enabled. For details on the device's signals and their function see Sections Section 8.1 and Section .

#### Device pin signal level:

- HIGH: A device signal is driving the Logic "1" state.
- LOW: A device signal is driving the Logic "0" state.
- · Hi-Z: A device signal is tristate.
- · ODT: A device signal terminates with ODT setting, which could be terminating or tristate depending on Mode Register setting.

#### Bus signal level:

- HIGH: One device on bus is HIGH and all other devices on bus are either ODT or Hi-Z. The voltage level on the bus would be nominally V<sub>DDO</sub>.
- LOW: One device on bus is Low and all other devices on bus are either ODT or Hi-Z. The voltage level on the bus would be nominally VOL(DC) if ODT was enabled, or V<sub>SS</sub> if Hi-Z.
- Hi-Z: All devices on bus are Hi-Z. The voltage level on bus is undefined as the bus is floating.
- ODT: At least one device on bus is ODT and all others are Hi-Z. The voltage level on the bus would be nominally V<sub>DDQ</sub>.

### 1.5 Definition Of Clocking Terminology

- Data refers to the signal being clocked (e.g. DQ by WCK and CA by CK)
- Half rate: clock is running at half of the data rate (e.g. WCK 4GHz and DQ at 8Gbps, or CK 1GHz and CA at 2Gbps)
- Quarter rate: clock is running at a quarter of the data rate (e.g. WCK 2GHz and DQ at 8Gbps)
- Eighth rate: clock is running at one eighth of the data rate (e.g. WCK internal 1GHz and DQ at 8Gbps)
- DDR (Double Data Rate): complement to half rate, referring to data relative to clock
- QDR (Quad Data Rate): complement to quarter rate, referring to data relative to clock
- ODR (Octa Data Rate): complement to eighth rate, referring to data relative to clock



## 1.6 Pin Configuration

### 1.6.1 GDDR6 SGRAM BALL-OUT

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	VDD	vss	DQ1_A	vss	VPP					VPP	vss	DQ9_A	VSS	VDD
В	vss	DQ3_A	DQ2_A	DQ0_A	VDDQ					VDDQ	DQ8_A	DQ10_A	DQ11_A	vss
С	VDDQ	EDC0_A	vss	VDDQ	vss					vss	VDDQ	vss	EDC1_A	VDDQ
D	vss	DBI0_n _A	vss	WCK0_t_ A	WCK0_c_ A					WCK1_c_ A	WCK1_t_ A	vss	DBI1_n _A	vss
E	VDDQ	DQ5_A	DQ4_A	vss	VDD					VDD	vss	DQ12_A	DQ13_A	VDDQ
F	vss	DQ6_A	vss	VDDQ	TMS					TDI	VDDQ	vss	DQ14_A	vss
G	vss	DQ7A	VSS	CA2_A	CA10_A, NC					CKE_n_A	CA1_A	vss	DQ15_A	vss
н	VDDQ	VDD	CA0_A	vss	CA4_A					CA5_A	vss	CA3_A	VDD	VDDQ
J	RESET_n	VDDQ	CA9_A	CA8_A	CABI_n_ A					CK_t	CA7_A	CA6_A	VDDQ	ZQ_A
ĸ	VREFC	VDDQ	CA9_B	CA8_B	CABI_n_ B					CK_c	CA7_B	CA6_B	VDDQ	ZQ_B
L	VDDQ	VDD	CA0_B	VSS	CA4_B					CA5_B	vss	CA3_B	VDD	VDDQ
М	vss	DQ7_B	vss	CA2_B	CA10_B, NC					CKE_n_B	CA1_B	vss	DQ15_B	vss
N	vss	DQ6_B	VSS	VDDQ	тск					TDO	VDDQ	vss	DQ14_B	vss
Р	VDDQ	DQ5_B	DQ4_B	vss	VDD					VDD	VSS	DQ12_B	DQ13_B	VDDQ
R	vss	DBI0_n _B	vss	WCK0_t_ B	WCK0_c_ B					WCK1_c_ B	WCK1_t_ B	vss	DBI1_n _B	vss
Т	VDDQ	EDC0_B	vss	VDDQ	vss					vss	VDDQ	vss	EDC1_B	VDDQ
U	vss	DQ3_B	DQ2_B	DQ0_B	VDDQ					VDDQ	DQ8_B	DQ10_B	DQ11_B	vss
٧	VDD	vss	DQ1_B	vss	VPP					VPP	vss	DQ9_B	vss	VDD

Figure 1. GDDR6 SGRAM 180 ball BGA Ball-out

NOTE:

1) Top View (as seen thru package).

#### 1.6.2 Package Outline




Figure 2. Package Dimensions<sup>2)</sup>

#### [Table 1] Package Parameters

Parameter	Symbol	Minimum	Nominal	Variation
Length	D		14.00	+/- 0.100
Width	E		12.00	+/- 0.100
Height	A		1.10	+/- 0.100
Ball diameter	b		0.48	+/- 0.050
Standoff	A1	0.24		
Ball pitch	е		0.75	

#### NOTE :

- 1) GDDR6 package size, height and standoff specification is compliant to MO-328, Variation P14.0x12.0-GJ-180A
- 2) All dimensions in mm unless otherwise noted.

## 1.7 Input/Output Functional Description

#### [Table 2] Ball-out Description

SYMBOL	TYPE	DESCRIPTION
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. CK_t and CK_c do not have channel indicators as one clock is shared between both Channel A and Channel B on a device. Command Address (CA) inputs are latched on the rising and falling edge of CK. All latencies are referenced to CK.
WCK0_t, WCK0_c, WCK1_t, WCK1_c	Input	Write Clocks: WCK_t and WCK_c are differential clocks used for WRITE data capture and READ data output. WCK0_t/WCK0_c is associated with DQ[7:0], DBI0_n and EDC0. WCK1_t/WCK1_c is associated with DQ[15:8], DBI1_n and EDC1. The ball out has a WCK/byte.
CKE_n	Input	Clock Enable: CKE_n LOW activates and CKE_n HIGH deactivates the internal clock, device input buffers, and output drivers excluding RESET_n, TDI, TDO, TMS and TCK. Taking CKE_n HIGH provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE_n must be maintained LOW throughout read and write accesses.
CA[10:0]	Input	Command Address (CA) Inputs: The CA inputs receive packetized DDR commands, address or other information, for example, the op-code for the MRS command. See Command Truth Table for details. CA10 is only present in 24 Gb and 32 Gb densities.
DQ[15:0]	I/O	Data Input/Output: 16-bit data bus
DBI[1:0]_n	I/O	Data Bus Inversion. DBI0_n is associated with DQ[7:0], DBI1_n is associated with DQ[15:8].
EDC[1:0]	Output	Error Detection Code. The calculated CRC data is transmitted on these signals. In addition these signals drive a 'hold' pattern when idle. EDC0 is associated with DQ[7:0], EDC1 is associated with DQ[15:8].
CABI_n	Input	Command Address Bus Inversion
$V_{\mathrm{DDQ}}$	Supply	I/O Power Supply. Isolated on the die for improved noise immunity.
$V_{DD}$	Supply	Power Supply
V <sub>SS</sub>	Supply	Ground
$V_{PP}$	Supply	Pump Voltage
VREFC	Supply	Reference Voltage for CA/CABI_n/CKE_n signals
RFU		Reserved for Future Use
NC		No Connect
ZQ	Reference	External Reference for autocalibration
TDI	Input	JTAG test data input
TDO	Output	JTAG test data output
TMS	Input	JTAG test mode select
TCK	Input	JTAG test clock
RESET_n	Input	RESET_n LOW asynchronously initiates a full chip reset. With RESET_n LOW all ODTs are disabled. A full chip reset may be performed at any time by pulling RESET_n LOW.

#### NOTE:



<sup>1)</sup> Index "\_A" or "\_B" represents the channel indicator "A" and "B" of the device. Signal names including the channel indicator are used whenever more than one channel is referenced, as e.g., with the ball-out. The channel indicator is omitted whenever features and functions common to both channels are described.

### 1.8 Clocking

The GDDR6 SGRAM supports DDR and QDR operating modes for WCK frequency which differ in the DQ/DBI\_n to WCK clock frequency ratio.

Figure 3 illustrates the difference between a DDR WCK and a QDR WCK. GDDR6 SGRAM also supports 2 granularities for the WCK data clock in the device. GDDR6 SGRAM devices can be designed with either a WCK/byte or a WCK/word. This GDDR6 SGRAM supports DDR operating mode and is designed with a WCK/byte granularity.

The DRAM info bits for WCK Granularity, WCK Frequency and Internal WCK can be read by the host during the initialization process to determine the WCK architecture for the device and for devices that support multiple frequencies, MR10 OP9 allows for the mode to be set. For the frequencies for each mode see Table 92.

In both WCK QDR and DDR modes the GDDR6 device operates from a differential clock CK\_t and CK\_c. Command and Address (CA) are registered at every rising and falling CK edge. For both WCK DDR and QDR ratio the GDDR6 device can support either a full data rate EDC or a half data rate EDC. See EDC section for more details.

A rising CK (or WCK) edge is defined as the crossing of the positive edge of CK\_t (or WCK\_t) and the negative edge of CK\_c (or WCK\_c). A falling CK (or WCK) edge is defined as the crossing of the negative edge of CK\_t (or WCK\_t) and the positive edge of CK\_c (or WCK\_c).

[Table 3] Example Clock and Interface Signal Frequency Relationship

PIN	DDR	WCK	QDR	UNIT	
CK_t, CK_c	1.5				GHz
CA	3	.0	3	Gbps/pin	
WCK_t, WCK_c	6	.0	3	.0	GHz
DQ, DBI_n	12	12.0		2.0	Gbps/pin
EDC	6.0	6.0 12.0		12.0	Gbps/pin




Figure 3. GDDR6 Clocking and Interface Relationship





Figure 4. Block Diagram of an example clock system

### 2. STATE DIAGRAM

The state diagram provides a simplified illustration of the allowed state transitions and the related commands to control them. The following operations are not or not completely shown in the diagram:

- · state transitions involving more than one bank;
- device configurations set at the exit from reset state, including x16/x8 mode and 2 channel mode vs. PC mode;
- enabling or disabling of on-die termination;
- reading the Vendor ID or temperature sensor via the DQ bus;
- the procedures for WCK2CK training, clock frequency change and dynamic voltage switching (DVS);
- the suppression of a read or write data transfer by the use of the CE bit as part of READ (RD, RDTR) and WRITE (WOM, WDM, WSM, WRTR) commands, intended to be used with PC mode;
- variations of self refresh mode like hibernate self refresh and hibernate self refresh with VDDQ Off;
- the immediate transition from any state to reset state by asserting RESET\_n LOW or by loading one of the boundary scan instructions EXTEST, CLAMP or HIGH-Z.

For a complete description of the device behavior, use the information provided in the state diagram along with the command truth tables and AC timing specifications.



Code	Command
ACT	ACTIVATE
PRE	PREac or PREpb
RD	READ
RDA	READ w/AP
WR	WOM, WDM or WSM
WRA	WOM, WDM or WSM w/AP
DT	LDFF, WRTR or RDTR

Code	Command
REF	REFab, REFpb or REFp2b
MRS	MODE REGISTER SET
PDE	POWER-DOWN ENTRY
PDX	POWER-DOWN EXIT
SRE	SELF REFRESH ENTRY
SRX	SELF REFRESH EXIT

Figure 5. Simplified State Diagram

## 3.0 INITIALIZATION

## 3.1 Power-Up Sequence

GDDR6 SGRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. The Mode Registers do not have RESET default values, except for CABI, CA termination, and the EDC hold pattern. If the mode registers are not set during the initialization sequence, it may lead to unspecified operation.

- 1) Apply power to V<sub>PP</sub>. Apply power to V<sub>DD</sub> at the same time or after power is applied to V<sub>PP</sub>. Apply power to V<sub>DDQ</sub> at the same time or after power is applied to V<sub>DD</sub>. V<sub>PP</sub> must be equal to or higher than V<sub>DD</sub> at all times the device is powered up except during power-off sequence.
- 2) Apply V<sub>REFC</sub> at same time or after power is applied to V<sub>DDQ</sub>, or pull V<sub>REFC</sub> LOW to select internal V<sub>REFC</sub>.
- 3) The voltage levels on all signal balls must be less than or equal to V<sub>DD</sub> and V<sub>DDQ</sub> on one side and must be larger than or equal to V<sub>SS</sub> on the other side.
- 4) Assert RESET in LOW to ensure all drivers are in Hi-Z and all ODT are off. Maintain RESET in LOW for a minimum time of t<sub>INIT1</sub>.
- 5) Set system configuration info at least a time t<sub>ATS</sub> before RESET\_n is driven HIGH:
  - a. Drive CA[5:4] A and CA[5:4] B both LOW or HIGH for the desired CK ODT
  - b. Drive EDC1 A and EDC0 B both HIGH for x16 mode or LOW for x8 mode
  - c. Drive CA6 A and CA6 B both HIGH for 2 channel mode or LOW for PC mode
  - d.Drive CA1\_A and CA0\_A per Table 5 to select CA bus termination strength for Channel A.
  - e.Drive CA3 B and CA2 B per Table 5 to select CA bus termination strength for Channel B
  - d. Drive CK\_t, WCK\_t to static LOW level, and CK\_c, WCK\_c to static HIGH level.

After meeting  $t_{ATS}$  requirement, drive RESET\_n HIGH

- 6) After RESET\_n is pulled HIGH, maintain CA[6:0] and EDC signals stable for a minimum time of t<sub>ATH</sub>.
- 7) Pull CKE\_n LOW after t<sub>ATH</sub> is satisfied. Assert and hold NOP command. The device performs the initial impedance calibration during this time; this will be done without external clocks. Latest after t<sub>INIT2</sub> the device enables the CK and CA ODT as determined in steps 5 and 6.
- 8) Provide a stable CK clock for a minimum of t<sub>INIT3</sub> cycles.
- 9) Issue MRS command to MR15 to set the device into CA training mode (optional).
- 10) Complete CA training (optional).
- 11) Issue MRS command to read the Vendor ID (optional).
- 12) Issue MRS command to set WCK termination values.
- 13) Provide stable WCK clocks.
- 14) Issue MRS commands to the mode registers in any order. Issue MRS commands to use PLL or not, to select the position of a WCK2CK alignment point and WCK ratio, and to set WLmrs, RLmrs, CRCWL, and CRCRL to appropriate values. All these features must be programmed before WCK2CK training, and t<sub>MOD</sub> must be met during this procedure.
- 15) Issue two REFab commands followed by NOP until t<sub>RFCab</sub> is satisfied.
- 16) After any necessary training sequences such as WCK2CK training, READ training (LDFF, RDTR) and WRITE training (WRTR, RDTR), the device is ready for normal operation.






Figure 6. Power-up Initialization

#### NOTE:

CA10 is only present in 24 Gb and 32 Gb densities.

A.C. = Any Command

- A.C. = Any Command

  1) Pull V<sub>REFC</sub> ball to V<sub>SS</sub> to select internal V<sub>REFC</sub>

  2) Drive CA[5:4] HIGH or LOW to select default CK ODT

  3) Drive CA6 HIGH or LOW to select either 2 channel or PC mode

  4) Drive EDC HIGH or LOW to select x8 or x16 mode

  5) Drive CA[3:2]\_B and CA[1:0]\_A HIGH or LOW to select default CA ODT

#### [Table 4] Device Initialization Timings

PARAMETER	SYMBOL	VAL	UNIT	NOTES	
LANAMETER	O TIME DOL	MIN	MAX	ONT	NOTES
RESET_n initial LOW time after power-up	t <sub>INIT1</sub>	200	-	μs	
Time after RESET_n de-assertion before starting the CK clock	t <sub>INIT2</sub>	1	_	ms	
Stable CK clock cycles before issuing valid commands	t <sub>INIT3</sub>	100	_	t <sub>CK</sub>	
CA[6:0] and EDC setup time before RESET_n de-assertion	t <sub>ATS</sub>	10	-	ns	
CA[6:0] and EDC hold time after RESET_n de-assertion	t <sub>ATH</sub>	10	_	ns	
RESET_n LOW time with stable power	t <sub>RES</sub>	100	-	ns	
Temperature sensing time after RESET_n deassertion	t <sub>VALTEMP</sub>	1.5		ms	

#### [Table 5] CA Termination

CA[3:2]_B or CA[1:0]_A at RESET_n high transition	Termination for CA[3:0]	Termination with CA6 LOW for CA[10:4], CABI_n & CKE_n	Termination with CA6 HIGH for CA[10:4], CABI_n & CKE_n
LOW, LOW	Disabled	Disabled	Disabled
LOW, HIGH	60 Ohms	120 Ohms	60 Ohms
HIGH, LOW	120 Ohms	240 Ohms	120 Ohms
HIGH, HIGH	Reserved	Reserved	Reserved

#### [Table 6] CK Termination

CA5_A CA5_B	CA4_A CA4_B	Default CK Termination Value
LOW	Х	Disabled
HIGH	LOW	60 Ohm
HIGH	HIGH	120 Ohm

#### 3.2 Initialization With Stable Power

The following sequence is required for reset subsequent to power-up initialization. This requires that the power has been stable within the specified V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>PP</sub> ranges since power-up initialization (see Figure 7):

- 1) Assert RESET\_n LOW anytime when reset is needed.
- 2) Hold RESET\_n LOW for minimum t<sub>RES</sub>. Assert and hold NOP command.
- 3) Continue with step 5 of the power-up initialization sequence.




Figure 7. Initialization with Stable Power

#### NOTE:

CA10 is only present in 24 Gb and 32 Gb densities. A.C. = Any Command

- 1) Pull V<sub>REFC</sub> ball to V<sub>SS</sub> to select internal V<sub>REFC</sub>
- 2) Drive CA[5:4] HIGH or LOW to select default CK ODT
- 3) Drive CA6 HIGH or LOW to select either 2 channel or PC mode 4) Drive EDC HIGH or LOW to select x8 or x16 mode
- 5) Drive CA[3:2]\_B and CA[1:0]\_A HIGH or LOW to select default CA ODT



#### 3.3 Vendor ID

GDDR6 SGRAMs include a Vendor ID feature that allows the controller to receive information from the device to differentiate between different vendors and different devices using a software algorithm.

Vendor ID is part of the INFO field of Mode Register 3 (MR3) and is selected by issuing a MODE REGISTER SET command with MR3 OP[7:6] = 01 for ID1 and MR3 OP[7:6] = 11 for ID2. MR3 OP[11:8] and OP[5:0] are set to the desired values.

When the Vendor ID function is enabled the device information will be transmitted on the DQ bus as shown in Figure 8. The device will provide the Vendor ID as shown in Table 7 or Table 8 depending on whether ID1 or ID2 is selected. For x8 mode the 16 bits of Vendor ID information comes from 2 devices as only 1 data byte per channel per device is enabled.

Additional information can optionally be provided by the vendor using a vendor specific setting in the Reserved for Vendor Specific Features MR and will follow the same protocol as vendor ID unless explicitly stated in the vendor data sheet.

The Vendor ID will be driven onto the DQ bus after the MRS command that sets bits OP6 to 1 and OP7 to 0 for ID1 or to 1 for ID2. The DQ bus will be continuously driven until an MRS command sets MR3 OP6 and OP7 back to 0. The DQ bus will be in ODT state after  $t_{WRIDOFF}$  (max). The code can be sampled by the controller after waiting  $t_{WRIDON}$  (max) and before  $t_{WRIDOFF}$  (min). DBI is not enabled or ignored during all Vendor ID operations.

The EDC hold pattern is continuously driven on the EDC signals provided a stable WCK clock is applied.

#### [Table 7] vendor ID to DQ Mapping-ID1 (MR3 OP[7:6] = 01)

DQ	DQ15_A	DQ14_A	DQ13_A	DQ12_A	DQ11_A	DQ10_A	DQ9_A	DQ8_A
DQ	DQ15_B	DQ14_B	DQ13_B	DQ12_B	DQ11_B	DQ10_B	DQ9_B	DQ8_B
Code	1	0	1	0	1	0	0	1
Feature	VDDQ OFF	WCK Fr	equency	WCK Granularity	Internal WCK		Density	
DQ	DQ7_A	DQ6_A	DQ5_A	DQ4_A	DQ3_A	DQ2_A	DQ1_A	DQ0_A
DQ	DQ7_B	DQ6_B	DQ5_B	DQ4_B	DQ3_B	DQ2_B	DQ1_B	DQ0_B
Code	1	0	0	0	0	0	0	1
Feature	Revision ID				Manufacturer	Vendor Code	•	

The Manufacturers Vendor Code, Revision ID and Density allow the host to differentiate which vendor's device, the revision of the device and the density used in the system. Internal WCK tells the host whether to use an invert or quad shift when programming MR10 OP[7:4]. WCK Granularity and WCK Frequency are used by the host to determine if the device in the has WCK/byte or WCK/word to allow the device to be properly trained and configured.

#### [Table 8] vendor ID to DQ Mapping-ID2 (MR3 OP[7:6] = 11)

DQ	DQ15_A	DQ14_A	DQ13_A	DQ12_A	DQ11_A	DQ10_A	DQ9_A	DQ8_A
DQ	DQ15_B	DQ14_B	DQ13_B	DQ12_B	DQ11_B	DQ10_B	DQ9_B	DQ8_B
Code	1	1	1	1	1	1	1	1
Feature		RFU						
DQ	DQ7_A	DQ6_A	DQ5_A	DQ4_A	DQ3_A	DQ2_A	DQ1_A	DQ0_A
DQ	DQ7_B	DQ6_B	DQ5_B	DQ4_B	DQ3_B	DQ2_B	DQ1_B	DQ0_B
Code	1	1	1	1	1	1	0	0
Feature	RFU				PRBS	Programmable P2BR		

Programmable P2BR allows the host to determine if the device has a register to select between MSB and LSB Don't Care when using REFp2b commands or the device has just LSB do not care when using REFp2b commands.

PRBS allows the host to determine if the optional PRBS feature in MR12 is supported by the device.

#### [Table 9] Manufacturers Vendor Code

DQ3_A DQ3_B	DQ2_A DQ2_B	DQ1_A DQ1_B	DQ0_A DQ0_B	Manufacturer's Name
0	0	0	1	Samsung
0	1	1	0	SK hynix
1	1	1	1	Micron
	all of	hers		Reserved



#### [Table 10] Internal WCK

DQ11_A DQ11_B	Internal WCK
0	Internal Quarter data rate WCK
1	Internal Eighth data rate WCK

#### [Table 11] Channel Density

DQ10_A DQ10_B	DQ9_A DQ9_B	DQ8_A DQ8_B	Channel (Device) Density
0	0	0	RFU
0	0	1	4 Gb (8 Gb)
0	1	0	6 Gb (12 Gb)
0	1	1	8 Gb (16 Gb)
1	0	0	12 Gb (24 Gb)
1	0	1	16 Gb (32 Gb)
	all others		Reserved

#### [Table 12] WCK Granularity

DQ12_A DQ12_B	WCK Granularity
0	WCK/byte
1	WCK/word

#### [Table 13] WCK Frequency

DQ14_A DQ14_B	DQ13_A DQ13_B	WCK Frequency
0	0	Reserved
0	1	Half data rate WCK
1	0	Quarter data rate WCK
1	1	Both

#### NOTE:

#### [Table 14] VDDQ Off

DQ15_A DQ15_B	VDDQ off
0	Hibernate Self Refresh with VDDQ off not supported
1	Hibernate Self Refresh with VDDQ off supported

#### [Table 15] Programmable P2BR

DQ0_A DQ0_B	Programmable P2BR
0	Both LSB (BA0) and MSB (BA3) Don't Care for REFp2b supported
1	LSB (BA0) Don't Care only for REFp2b



<sup>1)</sup> The vendor datasheet shall be consulted for the supported frequency ranges of QDR and DDR WCK in case a device supports both options.

#### [Table 16] PRBS

DQ1_A DQ1_B	PRBS
0	Optional PRBS is supported
1	Optional PRBS is not supported




Figure 8. Vendor ID Timing Diagram

### 4. ADDRESS

## 4.1 Command And Addressing

GDDR6 SGRAMs use a double data rate command address scheme to reduce balls required on the device. The command and address is packetized on the 10 CA signals (CA[9:0]) over either single cycle or multi cycles depending on the command (see Command Truth Table). For single cycle commands the command and address data is provided to the device in two parts; the first half is latched on the rising edge of CK; the second half is latched on the falling edge of CK. An 11th CA signal (CA10) is for 24Gb and 32Gb densities.

GDDR6 addressing is defined for a single channel with devices having 2 channels/device.

#### [Table 17] Addressing Scheme

Memory Density	8Gb 8,589,934,592		12Gb 12,884,901,888			16Gb 17,179,869,184		Gb 803,776		Gb 738,368
Device Organization	x16 mode	x8 mode	x16 mode	x8 mode	x16 mode	x8 mode	x16 mode	x8 mode	x16 mode	x8 mode
Number channels	2	2	2	2	:	2	:	2	2	2
Channel Memory Density	4 (	Gb	6 (	Gb	80	Gb	12	Gb	16	Gb
Channel Density	4,294,9	967,296	6,442,4	150,944	8,589,9	934,592	12,884,	901,888	17,179,	869,184
Array Pre-Fetch (bits, per channel)	256	128	256	128	256	128	256	128	256	128
Bank address (per channel)	BA[	3:0]	BA[	[3:0]	BA	[3:0]	BA	[3:0]	BA[	3:0]
Number Banks (per channel)	1	6	1	6	1	6	1	6	1	6
Row address (per channel)	R[13:0]	R[13:0]	R[13:0]	R[14:0]	R[13:0]	R[14:0]	R[14:0]	R[15:0]	R[14:0]	R[15:0]
Number of Rows (per channel)	16,384	16,384	12,288	24,576	16,384	32,768	24,576	49,152	32,768	65,536
Column address (per channel)	C[5:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]	C[6:0]
Page Size (per channel)	2K	2K	4K	2K	4K	2K	4K	2K	4K	2K
Refresh	16K/	32ms	16K/	32ms	16K/	32ms	16K/	32ms	16K/	32ms
Refresh period	1.9	)us	1.9	9us	1.9	9us	1.9	)us	1.9	)us

#### NOTE:

- 1) The column address notation for GDDR6 does not include the lower four address bits as the burst order is always fixed for READ and WRITE commands.
- 2) Row and column address values on the CA bus that are not used for a particular density must be at valid logic levels.
- 3) Page Size = 2^COLBITS \* (Prefetch\_Size/8) where COLBITS is the number of column address bits.
- 4) Row address range with R[14:13] = 11 for x8 and R[13:12] = 11 for x16 is not present for 12 Gb density. 5) Row address range with R[15:14] = 11 for x8 and R[14:13] = 11 for x16 is not present for 24 Gb density



### 4.2 Command Address Bus Inversion (CABI)

Command Address Bus Inversion (CABI) reduces the power requirements on Command Address (CA) bus, as the number of CA lines driving a LOW level can be limited to 5 in 2 channel mode or 7 in PC mode for 8 Gb, 12 Gb and 16 Gb densities and limited to 6 in 2 channel mode or 8 in PC mode for 24 Gb and 32 Gb densities.

The Command Address Bus Inversion function is associated with the electrical signalling on the CA lines between a controller and the device, regardless of whether the information conveyed on the CA lines is a row or column address, a command, a mode register op-code, a data mask, or any other pattern.

The CABI\_n input is an active LOW double data rate (DDR) signal and sampled by the device at the rising edge of CK and the falling edge of CK along with the CA inputs.

Once enabled by the corresponding CABI Mode Register bit, the GDDR6 SGRAM will invert the pattern received on the CA inputs in case CABI\_n was sampled LOW, or leave the pattern non-inverted in case CABI\_n was sampled HIGH, as shown in Figure 9.




Figure 9. Example of Command Address Bus Inversion Logic

The flow diagram in Figure 10 illustrates the CABI operation. The controller decides whether to invert or not invert the data conveyed on the CA lines. The GDDR6 SGRAM has to perform the reverse operation based on the level of CABI\_n. CA input timing parameters are only valid with CABI being enabled and a maximum of 5,6,7 or 8 CA inputs driven LOW depending on the channel configuration.




Figure 10. Command Address Bus Inversion (CABI) Flow Diagram

#### NOTE:

1) Figure shown for 2 channel configuration. In PC mode check for '0' count > 7 or 8.



### 4.3 Bank Groups

For devices operating at frequencies above a certain threshold ( $f_{CKBG}$ ), the activity within a bank group must be restricted to ensure proper operation of the device. The 16 banks are divided into four bank groups. The bank groups feature is controlled by OP[11:10] in Mode Register 3 (MR3). The assignment of the banks to the bank groups is shown in Table 18.

[Table 18] Bank Groups

Pank	Bank Addressing						
Dalik	BA3	BA2	BA1	BA0	16 banks		
0	0	0	0	0			
1	0	0	0	1	Group A		
2	0	0	1	0	Gloup A		
3	0	0	1	1			
4	0	1	0	0			
5	0	1	0	1	Group B		
6	0	1	1	0	Group B		
7	0	1	1	1			
8	1	0	0	0			
9	1	0	0	1	Group C		
10	1	0	1	0	Gloup C		
11	1	0	1	1			
12	1	1	0	0			
13	1	1	0	1	Group D		
14	1	1	1	0	Gloup D		
15	1	1	1	1			

These bank groups allow the specification of different command delay parameters depending on whether back-to-back accesses are to banks within one bank group or across bank groups as shown in Table 19.

#### [Table 19] Command Sequences Affected by Bank Groups

		Corresponding AC Timing Parameter						
Command Sequence		Bank Grou	Notes					
	Bank Groups Disabled	Accesses to a different bank group	Accesses within the same bank group					
ACTIVATE to ACTIVATE	t <sub>RRDS</sub>	t <sub>RRDS</sub>	t <sub>RRDL</sub>					
WRITE to WRITE	t <sub>CCDS</sub>	t <sub>CCDS</sub>	t <sub>CCDL</sub>					
READ to READ	t <sub>CCDS</sub>	t <sub>CCDS</sub>	t <sub>CCDL</sub>					
Internal WRITE to READ	t <sub>WTRS</sub>	t <sub>WTRS</sub>	t <sub>WTRL</sub>					
READ to PRECHARGE	t <sub>RTPS</sub>	-	t <sub>RTPL</sub>	1				


#### NOTE




<sup>1)</sup> Parameters t<sub>RTPS</sub> and t<sub>RTPL</sub> apply only when READ and PRECHARGE go to the same bank; use t<sub>RTPS</sub> when BG are disabled, and t<sub>RTPL</sub> when BG are enabled.

Figure 11 shows back-to-back column accesses based on  $t_{\text{CCDL}}$  and  $t_{\text{CCDS}}$  parameters.

## Example 1 (Bank Groups disabled): $t_{CCDS} = 2 * t_{CK}$



## Example 2: (Bank Groups enabled): $t_{CCDL} = 4 * t_{CK}$



## Example 3: (Bank Groups enabled): $t_{CCDS} = 2 * t_{CK}$




Figure 11. t<sub>CCDS</sub> and t<sub>CCDL</sub>

#### NOTE:

- 1) Column accesses (CAS commands) are to open banks, and t<sub>RCD</sub> has been met.
- 2) RL = 0 assumed for illustration purposes.
- 3) Ax, Bx, Cx, Dx: accesses to bank groups A, B, C or D, respectively.
  4) With bank groups enabled, t<sub>CCDL</sub> is 3 t<sub>CK</sub> or 4 t<sub>CK</sub>, as programmed in MR3.

### 5. TRAINING

## 5.1 Interface Training Sequence

Due to the high data rates of GDDR6, it is recommended that the interfaces be trained to operate with the optimal timings. GDDR6 SGRAM has features defined which allow for complete and efficient training of the I/O interface without the use of the device's memory array. The interface trainings are required for normal DRAM functionality unless deemed optional by the DRAM vendor or unless running in lower frequency modes as described in the low frequency section. Interface timings will only be guaranteed after all required trainings have been executed.

A recommended order of training sequences has been chosen based on the following criteria:

The Command Address (CA) training must be done first to allow full access to the Mode Registers. (MR15 for CA training is a special single data rate mode register guaranteed to work without training). CA input timing shall function without training as long as t<sub>AS/H</sub> are met.

WCK2CK training should be done before read training because a shift in WCK relative to CK will cause a shift in all READ timings relative to CK.

READ training should be done before WRITE training because optimal WRITE training depends on correct READ data. As part of WRITE training, the host not only has the ability to find the data-eye optimal position in the horizontal direction but also the ability to adjust VREFD levels using the mode registers to find the data-eye optimal position in the vertical direction.




Figure 12. Interface Training Sequence

## **GDDR6 SGRAM**

### 5.2 Command Address Training

GDDR6 SGRAMs provide a means for Command Address (CA) bus interface training. The controller may use the CA training mode to improve the timing margins on the CA bus.

CA training mode is entered via the CADT bits in Mode Register 15 (MR15). Even though CA9 and CA8 are sampled on both rising and falling edge of CK, the command encoding allows relaxed timing to guarantee the setup and hold times can be met even though the CA bus timing has not yet been trained. When issuing an MRS command the increase in the CA8 timing around the rising edge of clock will lead to one of three different NOP encodings depending on the value on CA8 during the falling edges on either side of the clock rising edge. All NOPs are treated equally.

CA training mode uses an internal bridge between the device's CA inputs and DQ/DBI\_n/EDC outputs. It also uses a special COMMAND ADDRESS TRAINING CAPTURE (CAT) command that is encoded using the SDR pin CKE\_n. Once the device is placed into CA training mode, the only commands that can be interpreted use CKE\_n = HIGH and are the CAT command, a CA training mapping change or CA training exit. When CKE\_n = LOW, the CA inputs are do not care, no command is decoded and thus will be treated as a NOP. Once the CA training mode has been entered and t<sub>MOD</sub> has been met, the CA values registered coincident with the CAT command will be transmitted to the controller on DQ/DBI\_n/EDC. The controller is then expected to compare the CA pattern received to the expected value and to adjust the CA training mode. The latched CA values are driven out asynchronously.

The CABI\_n signal can be trained directly by using MR15 OP[3:2] = 11 or indirectly as part of a pass with MR15 OP[3:2] = 10 or 01 by enabling the CABI in MR1 OP10. When enabled by the CABI bit in Mode Register 1, command address bus inversion (CABI) is effective during CA training mode. It is suggested to train CABI\_n's interface timing together with the other CA lines. CABI is enabled by default on power up or subsequent reset. If CABI is disabled, CABI\_n (input) is ignored and CABI\_n (output) is undefined during CA training.

CA training uses multiple passes to train all the CA signals for the rising and falling CK edge setup and hold times. Table 21 defines the correspondence between CA bits and DQ/DBI\_n/EDC for all three passes.

When in CA training mode, two cycles of CKE\_n = HIGH allows either the change of the mapping while in CA training mode or the exit of CA training mode. The first cycle of CKE\_n = HIGH will be interpreted as a CAT command. In the case of a CA training exit, the first cycle of CKE\_n = HIGH will be treated as a dummy CAT command as the CA training exit may disable the outputs before the pattern sent to the CA inputs is output on the data bus as  $t_{ADZ}$  may be shorter than  $t_{ADR}$  and should not be considered a valid training result. The second cycle will be interpreted as either an exit if MR15 OP[3:2] = 00 or a change to the mapping. While in CA training mode,  $t_{AS}/t_{AH}$  must be met for the second cycle of CKE\_n = HIGH.

Devices configured to x8 mode reflect the CA on the one byte being enabled in that mode, specifically byte 0 in Channel A and byte 1 in Channel B. Devices configured to x16 mode reflect the CA on the same DQ as in x8 mode; in addition they are allowed but not required to reflect the CA on those bytes that are disabled in x8 mode, specifically byte 1 in Channel A and byte 0 in Channel B, thus reflecting each CA twice.

The timing diagram in Figure 13 illustrates the typical command sequence in CA training mode. The DQ/DBI\_n/EDC output drivers are enabled as long as the CADT bits are set to either 01, 10 or 11. The minimum spacing between consecutive CAT commands is 2 t<sub>CK</sub>. The minimum spacing between consecutive CA training passes is t<sub>MOD</sub> as shown in Figure 13. t<sub>MOD</sub> is also to be met before the next valid command after the CA training exit.






Figure 13. Command Address Training Timing - Single Pass

#### NOTE:

- 1) CAT command encoding: CKE\_n = H, CA[10, 9:0] = V. A.C. = Any Valid Command
- 2) CA inputs are sampled on rising edge of CK and/or falling edge of CK depending on MR15 OP [3:2]. OP3=0, OP2=1 mapping is shown as an example
- 3) DQs/DBI\_n/EDC are enabled when CADT bits in Mode Register 15 set to 01, 10 or 11 (Enter Command Address Training Mode) DQs/DBI\_n/EDC are disabled after t<sub>ADZ</sub> when CADT is exited (CKE\_n = H for 2 cycles and MR15 OP[3:2] = 00 on the second cycle)
- 4) During CA training the CAT is the only valid command with other commands not decoded and thus treated as a NOP
- 5/The initial MRS command to MR15 to enter CA training is shown as DDR, however as timing cannot be guaranteed the command supports relaxed setup and hold timing around the rising edge of CK. If two back-to-back MR15 MRS commands are issued or seen by the DRAM than only the first will be registered. The same two back-to-back MR15 MRS commands are supported at a CA training pass change or at CA training exit
- training pass change or at CA training exit.
  6) Figure shown with CABI enabled. CABI\_n is Don't Care if CABI is disabled.
- 7) CA10 is only present in 24 Gb and 32 Gb densities.

#### [Table 20] AC timings in Command Address Training Mode

Parameter	Symbol	Min	Max	Unit
CAT command to data out delay	t <sub>ADR</sub>	-	2tCK + 10ns	ns
CADT off to DQ/DBI_n in ODT state delay	t <sub>ADZ</sub>	-	1tCK + 10ns	ns

(VDD=1.35V)

#### 5.2.1 Command Address Training with Self Refresh (CADT Self Refresh)

GDDR6 DRAMs support the ability to enable an active Self Refresh mode, here in after CADT Self Refresh mode, to maintain the DRAM contents and enable the required receivers and transmitter that are normally powered down in Self Refresh mode to allow the CA bus to be trained. To enable CADT Self Refresh mode, the CADT SRF register (MR2 OP10) should be set to 1 prior to entering CA training mode with MR15 OP[3:2]. By default CADT Self Refresh will not be enabled when CA training mode is entered. Once the CADT SRF register is set to 1 when MR15 OP[3:2] is set to something other than 00 to enter CA training mode, the DRAM will also enter CADT Self Refresh mode. CA training with Self Refresh does not support Hibernate nor VDDQ off modes and therefore those two Mode Registers are ignored when entering CADT Self Refresh mode.

CA Training in Self Refresh works exactly the same as in normal CA training with the exception of exit from CA Training. When CA training mode is exited with two cycles of CKE\_n = HIGH and MR15 OP[3:2] = 00 then the device will also exit CADT Self Refresh. After the device has exited CA training with Self Refresh, t<sub>XS</sub> is required to be met before another valid command as shown in Figure 14.

If multi pass training is planned, the two cycles of CKE\_n = HIGH and MR15 OP[3:2] = 01, 10 or 11 will leave the DRAM in the CADT Self Refresh state and change the mapping allowing an additional pass after t<sub>MOD</sub> is met. The current consumption in CADT Self Refresh mode will be higher than in actual Self Refresh mode because the CK clock, CA and data interface is kept in an active state during CA training.

#### CA Training without Self Refresh (CADT Mode)




Figure 14. Multi pass CA Training Timings

An example of one use of CA Training is shown in Figure 15 and Figure 16. The first figure shows an example that sets the CADT SRF register bit in low frequency where CA bus timing is assumed to be met without prior training. The frequency is changed to a higher frequency using Self Refresh and then at the higher frequency two passes of CA training before the exit of CA Training and CADT Self Refresh. The second figure shows the same example CADT sequence without CADT Self Refresh.




Figure 15. Example of CADT Self Refresh - Multi pass

#### NOTE:

- 1) CA training using 2 passes while in Self Refresh is shown as an example.
- 2) See command truth table for detailed encoding of the Commands shown on the CA bus.
  3) The second cycle of CKE\_n = H signals the DRAM of a mapping change or CA training exit depending on the value of MR15 OP[3:2]. Two back-to-back MR15 MRS commands are supported at CA training entry, pass change or exit as timing cannot be guaranteed.




Figure 16. Example of CA Training - Multi pass

#### NOTE:

- 1) CA training using 2 passes with a frequency change is shown as an example.
  2) See command truth table for detailed encoding of the Commands shown on the CA bus.
- 3) The second cycle of CKE\_n = H signals the DRAM of a mapping change or CA training exit depending on the value of MR15 OP[3:2]. Two back-to-back MR15 MRS commands are supported at CA training entry, pass change or exit as timing cannot be guaranteed.

#### [Table 21] CA to Data Mapping in CA Training Mode

	MR15 OP3 = 0 OP2 = 1									
Output	CA inputs registered at rising edge of CK									
Output	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
CH A	EDC0	DBI0_n	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
CH B	EDC1	DBI1_n	DQ15	DQ14	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8

	MR15 OP3 = 1 OP2 = 0									
Output				CA inpu	ts registered	at falling edg	je of CK			
Output	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
CHA	EDC0	DBI0_n	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
CH B	EDC1	DBI1 n	DQ15	DQ14	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8

	MR15 OP3 = 1 OP2 = 1				
Output	CA inpu				
Output	CABI_n	CA10			
CH A	DQ7	DQ6			
СН В	DQ15	DQ14			

	Output		CA inputs		
	σαιραί	CABI_n	CA10		
Ī	CH A	DQ5	DQ4		
	CH B	DQ13	DQ12		

## **GDDR6 SGRAM**

### 5.3 WCK2CK Training

The purpose of WCK2CK training is to align the DATA WCK clock with the COMMAND and ADDRESS (CA) CK clock to aid in the device's internal data synchronization between the logic clocked by CK and WCK. This will help to define both READ and WRITE latencies between the GDDR6 SGRAM and memory controller. WCK2CK training mode is controlled via MRS. The host can read the Vendor ID for info on the WCK characteristics such as WCK Granularity, WCK Frequency and the Internal WCK architecture to ensure the DRAM is configured properly.

Before starting WCK2CK training, the following conditions must be met:

- · CK clock is stable and toggling
- · The timing of all CA signals must be guaranteed
- · PLL on/off (MR1 OP7) and PLL delay compensation enable (MR7 OP2) are set to desired mode
- The desired WCK2CK alignment point (MR7, OP0) and WCK Ratio (MR10 OP9) are selected.
- 2 Mode Register bits for internal WCK Inversion / Quad Shift (MR10, bits OP[7:4]) must be set to a known state
- · All banks are idle and no other command execution is in progress

WCK2CK training must be done after any of the following:

- · Device initialization
- · Any RLmrs, WLmrs, CRCRL or CRCWL latency change
- · CK and WCK frequency changes
- PLL on/off (MR1 OP7) and PLL delay compensation mode (MR7 OP2) changes
- Change of the WCK2CK alignment point (MR7 OP0) or WCK Ratio (MR2 OP11)
- · Self Refresh exit or exit from Power-Down when LP2 (OP1 in MR5) is set

Figure 17 and Figure 18 show example WCK2CK training sequences. WCK2CK training is entered via MRS by setting OP8 in MR10. This will initiate the WCK divider circuits associated with WCK0 and WCK1 clocks in the case of WCK/byte. In case the divider circuits on each byte of the channel are not in phase, which is indicated by opposite or multiple U.I. Offset "early/late" phases on the EDC signals, they may be put into phase by using the WCK INV/Quad shift MR bits to either invert the internal WCK (2UI shift if using internal quarter-rate WCK, 4UI shift if using internal eight-rate WCK) or Quad shift the internal WCK (2UI shift if using internals eighth-rate WCK, not valid with internal quarter-rate WCK). Alternatively, the WCK clocks may be put into a stable inactive state for this initialization event to aid in resetting all dividers to the same output phase as shown in Figure 18. The host is required to restart the WCK clocks in a way that all clock edges meet the WCK clock input specification. Otherwise, the WCK divider circuits for both WCK0 and WCK1 might again have opposite alignment (Internal Quarter data rate) or out of phase alignment (internal eighth data rate). The use of this WCK2CK training method is restricted to operating frequencies up to f<sub>WCKSTOP</sub>. Figure 20 illustrates the difference between a device that uses an internal quarter data rate and a device that uses a internal eighth data rate for the internal WCK divider circuit.

Figure 19 illustrate how the WCK phase information is derived. The phase detectors (PD) sample the internally divided WCK clocks. Only one sample point is shown in the figure for clarity. In reality, when WCK2CK training mode is enabled, a sample will occur every  $t_{CK}$  and will be translated to the EDC signals accordingly. If the divided WCK clock arrives early, then the EDC pin outputs a HIGH during the time interval specified in Figure 19. If the divided WCK clock arrives late, then the EDC pin outputs a LOW during the time interval specified in Figure 19. This is shown in Table 22. Finally, if the divided WCK and CK clocks are perfectly aligned at the PD, the EDC signals are indeterminate.






Figure 17. Example WCK2CK Training Sequence




Figure 18. Example WCK2CK Training Sequence with WCK Stopping




Figure 19. EDC pin Behavior for WCK2CK Training with Internal WCK

NOTE:

<sup>1)</sup> Example shows an internal eighth data rate WCK.




Figure 20. Internal WCK Divider Circuit

#### NOTE:

- 1) External Quarter data rate WCK divide-by-4 is not a valid architecture for a WCK Divider.
- 2) WCK0° represents the possible positions of the internal divided WCK clock.

#### [Table 22] Phase Detector and EDC behavior

Internal Quarter data rate or Internal Eighth data rate value sampled by CK	WCK2CK Phase	Data on EDC	Action
'HIGH'	'Early'	HIGH	Increase Delay on WCK
'LOW'	'Late'	LOW	Decrease Delay on WCK

The ideal alignment is indicated by the phase detector output transitioning from "early" to "late" when the delay of the WCK phase is continuously increased. The WCK phase range for ideal alignment is specified by the parameter t<sub>WCK2CKPIN</sub> in the vendor's datasheet; the value(s) vary with the PLL/DLL mode (on or off) and the selected alignment point.

If enabled, the PLL/DLL shall not interfere in the behavior of the WCK2CK training. Significantly moving the phase and/or stopping the WCK during training may disturb the PLL/DLL. It is required to perform a PLL/DLL reset after the WCK2CK training has determined and selected the proper alignment between WCK and CK clocks. The PLL/DLL lock time  $t_{LK}$  must be met before exiting WCK2CK training to guarantee that the PLL/DLL is in lock such that the data synchronizers are set upon WCK2CK training exit.

WCK2CK training is exited via MRS by resetting OP8 in MR10. For proper reset of the data synchronizers it is required that the WCK and CK clocks are aligned within t<sub>WCK2CKSYNC</sub> at the time of the WCK2CK training exit.

After exiting WCK2CK training mode, the WCK phase is allowed to further drift from the ideal alignment point by a maximum of  $t_{WCK2CK}$  (e.g., due to voltage and temperature variation). Once this WCK phase drift exceeds  $t_{WCK2CK}$ (min) or  $t_{WCK2CK}$ (max), it is required to repeat the WCK2CK training and realign the clocks. The values of  $t_{WCK2CK}$  and  $t_{WCK2CKSYNC}$  may vary with the WCK ratio as defined in the AC timing table.



#### 5.3.1 WCK2CK Auto Synchronization

When WCK2CK automatic synchronization mode is enabled using MR7 OP4, WCK2CK training can be limited to meeting the  $t_{WCK2CKSYNC}$  specification and issuing two WCK2CK MRS for WCK 2CK training entry and exit. The PLL/DLL sequence is not affected by this mode. The use of WCK2CK automatic synchronization mode is restricted to operating frequencies up to  $t_{CKAUTOSYNC}$  as described in vendor's datasheets.

Table 23 describes WCK2CK training methods for different frequency ranges. Each Frequency range is vendor specific. Normal mode of WCK2CK training are described in Table 23. Divider initialization can be done by training with WCK2CK inversion, WCK2CK stopping, or WCK2CK auto-sync. If the user wants to use WCK2CK stop for divider initialization instead of WCK2CK auto-sync, the user must not set the WCK2CK auto-sync. Below middle frequency, the combined use of PIN and WCK2CK auto-sync modes can minimize WCK2CK training time.

#### [Table 23] An example of WCK2CK training simplified for Normal mode

Frequency (Vendor Specific)	High Frequency (i.e., 12Gbps)	Middle Frequency (i.e., 4Gbps)	Low Frequency (i.e., 800Mbps)
WCK2CK alignment mode	Normal	Normal	Normal
Phase Search	Required	Required	No <sup>1)</sup>

#### NOTE:

1) The divided WCK\_t/WCK\_c should be aligned CK\_t/CK\_c by WCK2CK Auto Synchronization or WCK stop mode.

The following examples describe the WCK2CK training in more detail.

Example 1: outline of a basic WCK2CK training sequence without WCK clock stop:

- 1) Enable training mode via MRS and wait t<sub>MOD</sub>
- 2) Sweep and observe the phase independently for WCK0 on EDC0 and WCK1 on EDC1;
- in case the internal divider circuits are at opposite phase use either the WCK inversion / quad shift bits to flip/shift one of the WCK divider circuits
- 3) Adjust the WCK phase independently for WCK0 and WCK1 or WCK0 for WCK/word to the optimal point ("ideal alignment")
- 4) Issue a PLL/DLL reset and wait for  $t_{LK}$  (PLL/DLL on mode only)
- 5) While all WCK and CK are aligned, exit WCK2CK training mode via MRS
- 6) Wait t<sub>MOD</sub> for the reset of data synchronizers

Example 2: outline of a basic WCK2CK training sequence with WCK clock stop:


- 1) Stop WCK clocks with WCK0\_t/WCK1\_t LOW and WCK0\_c/WCK1\_c HIGH
- 2) Wait  $t_{WCK2MRS}$  for internal WCK clocks to settle
- 3) Enable training mode via MRS and wait  $t_{\mbox{\scriptsize MRSTWCK}}$  for divider circuits to reset
- 4) Start WCK clocks without glitches (divider circuits remain in sync)
- 5) Wait t<sub>WCK2TR</sub> for internal WCK clocks to stabilize
- 6) Sweep and observe the phase independently for WCK0 on EDC0 and WCK1 on EDC1 or WCK0 for WCK/word; adjust the WCK phase to the optimal point ("ideal alignment")
- 7) Issue a PLL/DLL reset and wait t<sub>LK</sub> (PLL/DLL on mode only)
- 8) While all WCK and CK are aligned, exit WCK2CK training mode via MRS
- 9) Wait  $t_{\mbox{\scriptsize MOD}}$  for the reset of data synchronizers

Example 3: WCK2CK training sequence for configurations with 2 devices sharing their WCK clocks:

- 1) Enable training mode for both DRAMs via MRS and wait  $t_{\mbox{\scriptsize MOD}}$
- 2) For both DRAMs sweep and observe the phase independently for WCK0 on EDC0 and WCK1 on EDC1; in case the internal divider circuits are at opposite phases use either the WCK inversion / quad shift bits to flip/shift one of the WCK divider circuits; use MREA and MREB bits in MR15 (soft chip select) to explicitly direct the MRS command for this operation to one of the two devices.
- 3) Sweep and observe the phase on the first device; store the setting for the optimal WCK phase.
- 4) Sweep and observe the phase on the second device; store the setting for the optimal WCK phase.
- 5) Sweep WCK phase to the midpoint of both device's optimal settings
- 6) Issue a PLL/DLL reset and wait for  $t_{LK}$  (PLL/DLL on mode only)
- 7) While all WCK and CK are aligned, exit WCK2CK training mode via MRS
- 8) Wait  $t_{\mbox{\scriptsize MOD}}$  for the reset of data synchronizers




READ and WRITE latency timings are defined relative to CK. Any offset in WCK and CK at the balls and/or the phase detector will be reflected in the latency timings. The parameters used to define the relationship between WCK and CK are shown in Figure 21. For more details on the impact on READ and WRITE timings see the OPERATIONS section.




#### Figure 21. WCK2CK Timings for WCK QDR Ratio

#### NOTE:


1) twck2ckPIN and twck2ck parameter values could be negative or positive numbers, depending on the selected WCK2CK alignment point, PLL-on-or PLL-off mode operation and design implementation. They also vary across PVT. WCK2CK training is required to determine the correct WCK-to-CK phase for stable device operation.



Case 1: Negative t<sub>WCK2CKPIN</sub>; t<sub>WCK2CK</sub> = 0 (ideal WCK2CK alignment)



Case 2: Negative t<sub>WCK2CKPIN</sub>; negative t<sub>WCK2CK</sub>



Case 3: Positive t<sub>WCK2CKPIN</sub>; t<sub>WCK2CK</sub> = 0 (ideal WCK2CK alignment)



Case 4: Positive t<sub>WCK2CKPIN</sub>; positive t<sub>WCK2CK</sub>



Figure 22. WCK2CK Timings for WCK DDR Ratio

#### NOTE:

<sup>1)</sup> twck2ckPIN and twck2ck parameter values could be negative or positive numbers, depending on the selected WCK2CK alignment point, PLL-on-or PLL-off mode operation and design implementation. They also vary across PVT. WCK2CK training is required to determine the correct WCK-to-CK phase for stable device operation.

### 5.4 Read Training

Read training allows the memory controller to find the data-eye optimal position (symbol training) and burst frame location (frame training) for each high-speed output of the device. Each pin (DQ[15:0], DBI[1:0]\_n, EDC[1:0]) can be individually trained during this sequence.

For Read Training the following conditions must be true:

- at least one bank is active, or a REFab must be in progress and OP2 in Mode Register 5 (MR5) is set to 0 to allow training during a REFab (to disable this special refresh enabling of the WCK clock tree an ACT command must be issued, or the device must be set into power-down or self refresh mode)
- · WCK2CK training must be complete
- · the PLL/DLL must be locked, if enabled
- RDBI and WDBI must be enabled prior to and during Read Training if the training shall include DBI\_n. RDCRC and WRCRC must be enabled prior to and during Read Training if the training shall include the EDC signals.

The following commands are associated with Read Training:

- · LDFF to preload the Read FIFO;
- · RDTR to read a burst of data directly out of the Read FIFO.

Neither LDFF nor RDTR access the memory core. No MRS is required to enter Read Training.

Figure 23 shows an example of the internal data paths used with LDFF and RDTR. Table 24 lists AC timing parameters associated with Read Training.

#### [Table 24] LDFF and RDTR TIMINGS

PARAMETER	SYMBOL	VAL	UES	UNIT	NOTES
PARAMETER	STWBOL	MIN	MAX	ONIT	NOTES
ACTIVATE to LDFF command delay	t <sub>RCDLTR</sub>	1tCK + 4	_	ns	
ACTIVATE to RDTR command delay	t <sub>RCDRTR</sub>	1tCK + 4	_	ns	
REFab to RDTR or WRTR command delay	t <sub>REFTR</sub>	1tCK + 12	_	ns	
RDTR to RDTR command delay	t <sub>CCDS</sub>	2	_	t <sub>CK</sub>	1
LDFF to LDFF command cycle time	t <sub>LTLTR</sub>	4	_	t <sub>CK</sub>	
LDFF15 to RDTR command delay	t <sub>LTRTR</sub>	4	_	t <sub>CK</sub>	
READ or RDTR to LDFF command delay	t <sub>RDTLT</sub>	CLmrs + 5	_	t <sub>CK</sub>	

(VDD = 1.35V)

#### NOTE:

1) Use t<sub>CCDS</sub> for gap-less consecutive RDTR commands regardless whether Bank Groups is enabled or not.




Figure 23. Data Paths used for Read and Write Training

#### 5.4.1 LDFF Command

The LDFF command (Figure 24) is used to securely load data to the device's Read FIFOs via the CA bus. The READ FIFO has a fixed depth of 6 bursts and thus can store a 6 x 16 = 96 U.I. long bit pattern uniquely to every DQ, DBI\_n and EDC pin within a byte.

Sixteen LDFF commands are required to fill one FIFO stage; each LDFF command loads one burst position, and B[3:0] conveyed on CA[7:4] select the burst position from 0 to 15.

The data pattern D[9:0] for DQ[7:0], DBI0\_n, and EDC0 is conveyed on CA[5:0]; the data are internally replicated to both bytes in a channel, as shown in Figure 25.

LDFF loads the DBI FIFO when WDBI and RDBI are enabled in the Mode Register. It also loads the EDC FIFO regardless of the WRCRC and RDCRC Mode Register bits, and no CRC is calculated; however, RDBI and RDCRC must be enabled to read the DBI and EDC bits, respectively, with the RDTR command

If the EDC Mode is set to Half data rate in MR2 OP8, the pattern for the EDC pin provided with the LDFF command must be the same for the even and next odd burst position (e.g. burst positions 0-1, 2-3, ..., 14-15). If retrieved from the EDC FIFO using the RDTR command, such a pattern will appear as a half data rate.




Figure 24. LDFF Command




Figure 25. LDFF Command Address to DQ/DBI\_n/EDC Mapping

All bursts (0 to 15) must be loaded; LDFF commands to burst 0 to 14 may be issued in random order; the LDFF command to burst 15 (LDFF15) must be the last of 16 consecutive LDFF commands, as it effectively loads the data into the FIFO and results in a FIFO pointer increment. Consecutive LDFF commands have to be spaced by at least t<sub>LTLTR</sub>.

LDFF pattern may efficiently be replicated to the next FIFO stages by issuing consecutive LDFF commands to burst 15 (with identical data pattern). The data pattern in the scratch memory for LDFF will be available until the first RDTR command.

The DQ/DBI\_n output buffers remain in ODT state during LDFF.

An amount of LDFF commands to burst 15 greater than the FIFO depth is allowed and shall result in a looping of the FIFO's data input.

The total number of LDFF commands to burst 15 modulo FIFO depth must equal the total number of RDTR commands modulo FIFO depth when used in conjunction with RDTR. No READ or WRITE commands are allowed between LDFF and RDTR.

The EDC hold pattern is driven on the EDC signals during LDFF.

#### 5.4.2 RDTR Command

A RDTR burst is initiated with a RDTR command as shown in Figure 26. No bank or column addresses are used as the data is read from the internal READ FIFO, not the array. The length of the burst initiated with a RDTR command is sixteen. There is no interruption nor truncation of RDTR bursts. The FIFO access is suppressed when CE bit is LOW. In two channel mode CE shall be driven HIGH.




Figure 26. RDTR Command

A RDTR command may only be issued when a bank is open or a refresh is in progress and bit OP2 in MR5 is set to 0 to allow training during REFab.

RDBI and RDCRC must be enabled to read the DBI and EDC bits, respectively, with the RDTR command. If not set, DBI\_n will remain in ODT state, and the EDC signals will drive the EDC hold pattern.

An amount of RDTR commands greater than the FIFO depth (= 6) is allowed and shall result in a looping of the FIFO's data output.

During RDTR bursts, the first valid data-out element will be available after the Read latency (RL). The latency is the same as for READ. The data on the EDC signals comes with additional CRC latency ( $t_{CRCRD}$ ) after the RL.

Upon completion of a burst, assuming no other RDTR command has been initiated, all DQs and DBI\_n will drive a value of '1' and the ODT will be enabled at a maximum of 1 t<sub>CK</sub> later. The drive value and termination value may be different due to separately defined calibration offsets. If the ODT is disabled, the signals will drive Hi-Z.

Data from any RDTR burst may be concatenated with data from a subsequent RDTR command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new RDTR command should be issued after the first RDTR command according to the t<sub>CCDS</sub> timing.

A WRTR can be issued any time after a RDTR command as long as the bus turn around time t<sub>RTW</sub> is met.

The total number of RDTR commands modulo FIFO depth must be equal to total number of WRTR commands modulo FIFO depth when used in conjunction with WRTR. No READ or WRITE commands are allowed between WRTR and RDTR.

The total number of RDTR commands modulo FIFO depth must be equal to the total number of LDFF commands to burst position 15 modulo FIFO depth when used in conjunction with LDFF. No READ or WRITE commands are allowed between LDFF and RDTR.

## **GDDR6 SGRAM**

### 5.5 WRITE Training

Write training allows the memory controller to find the data-eye optimal position (symbol training) and burst frame location (frame training) for each high-speed input of the device. Each signal pin (DQ[15:0] and DBI[1:0] n) can be individually trained during this sequence.

For Write Training the following conditions must be true:

- at least one bank is active, or a REFab must be in progress and bit OP2 in Mode Register 5 (MR5) is set to 0 to allow training during a REFab (to
  disable this special REF enabling of the WCK clock tree an ACT command must be issued, or the device must be set into power-down or self refresh
  mode)
- · the PLL/DLL must be locked, if enabled.
- · WCK2CK training should be complete
- · Read training should be complete
- RDBI and WDBI must be enabled prior to and during Write Training if the training shall include DBI\_n. RDCRC and WRCRC must be enabled prior to and during Write Training if the training shall include the EDC signals.

The following commands are associated with Write Training:

- · WRTR to write a burst of data directly into the Read FIFO;
- RDTR to read a burst of data directly out of the Read FIFO.

Neither WRTR nor RDTR access the memory core. No MRS is required to enter Write Training.

Figure 23 shows an example of the internal data paths used with WRTR and RDTR. Figure 28 shows a typical Write training command sequence using WRTR and RDTR. Table 25 lists AC timing parameters associated with WRITE Training.

#### [Table 25] WRTR and RDTR Timings

PARAMETER	SYMBOL	VAL	UES	UNIT	NOTES
PARAMETER	STWIBOL	MIN	MAX	UNIT	NOTES
ACTIVATE to WRTR command delay	t <sub>RCDWTR</sub>	1tCK + 8	_	ns	
ACTIVATE to RDTR command delay	t <sub>RCDRTR</sub>	1tCK + 4	-	ns	
REFab to RDTR or WRTR command delay	t <sub>REFTR</sub>	1tCK + 12	-	ns	
RD/WR bank A to RD/WR bank B command delay different bank groups	t <sub>CCDS</sub>	2	-	t <sub>CK</sub>	1
WRTR to RDTR command delay	t <sub>WTRTR</sub>	WLmrs + 4	-	t <sub>CK</sub>	
WRITE to WRTR command delay	t <sub>WRWTR</sub>	2	-	t <sub>CK</sub>	
READ or RDTR to WRITE or WRTR command delay	t <sub>RTW</sub>	CLmrs + BL/4 - WLmrs + (bus turn around time)/tCK + 3	-	ns	2

(VDD = 1.35V)

#### NOTE



<sup>1)</sup> Use  $t_{\text{CCDS}}$  for gap-less consecutive WRTR and RDTR commands regardless whether Bank Groups is enabled or not.

<sup>2)</sup> t<sub>RTW</sub> is not a device limit but determined by the system bus turnaround time. The difference between t<sub>WCK2DQO</sub> and t<sub>WCK2DQO</sub> shall be considered in the calculation of the bus turnaround time.

#### 5.5.1 WRTR Command

A WRTR burst is initiated with a WRTR command as shown in Figure 27. No bank or column addresses are used as the data is written to the internal READ FIFO, not the array. The length of the burst initiated with a WRTR command is sixteen. There is no interruption nor truncation of WRTR bursts. The FIFO access is suppressed when CE bit is LOW. In two channel mode CE shall be driven HIGH.




Figure 27. WRTR Command

A WRTR command may only be issued when a bank is open or a refresh is in progress and OP2 in MR5 is set to 0 to allow training during REFab.

WDBI and WRCRC must be enabled to write the DBI and EDC bits, respectively, with the WRTR command. If WDBI is not set, a '1' will be written to the DBI FIFO, and a '1' will be assumed for the DBI\_n input in the CRC calculation. In contrast to a normal WRITE, no CRC is returned by the WRTR command and the EDC signals will drive the EDC hold pattern.

Please note that RDCRC must be enabled to read the calculated CRC data with the RDTR command.

An amount of WRTR commands equal to the FIFO depth (= six) is required to fully load the FIFO; any number of WRTR commands greater than the FIFO depth is allowed and shall result in a looping of the FIFO's data input.

During WRTR bursts, the first valid data-in element must be available at the input latch after the Write Latency (WL). The Write Latency is the same as for WRITE.

Upon completion of a burst, assuming no other WRTR data is expected on the bus the DQs and DBI\_n will be driven according to the ODT state. Any additional input data will be ignored.

Data from any WRTR burst may be concatenated with data from a subsequent WRTR command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new WRTR command should be issued after the previous WRTR command according to the t<sub>CCDS</sub> timing.

A RDTR can be issued any time after a WRTR command as long as the internal bus turn around time t<sub>WTRTR</sub> is met.

The total number of WRTR commands modulo FIFO depth must equal the total number of RDTR commands modulo FIFO depth when used in conjunction with RDTR. No READ or WRITE commands are allowed between WRTR and RDTR.




Figure 28. Write Training using WRTR and RDTR Commands

#### NOTE:

- 1) WLmrs, RLmrs and CRCRL = 1 for ease of illustration; check Mode Register definition for supported settings.
  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.

## 6. MODE REGISTERS

GDDR6 specifies 14 Mode Registers to define the specific mode of operation. MR0 to MR12 and MR15 are defined as shown in the overview in Table 26. MR13 and MR14 are not defined and reserved for vendor specific features. Reprogramming the Mode Registers will not alter the contents of the memory array.

All Mode Registers are programmed via the MODE REGISTER SET (MRS) command and will retain the stored information until they are reprogrammed, chip reset, or the device loses power. Mode Registers must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time t<sub>MOD</sub> before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.

No default states are defined for Mode Registers except when otherwise noted. Users therefore must fully initialize all Mode Registers to the desired values upon power-up or after a subsequent chip reset.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result. RFU bits are reserved for future use and must be programmed to 0.

If the user activates bits in an optional field, either the optional field is activated (if option is implemented in the device) or no action is taken by the device (if option is not implemented).

#### [Table 26] Mode Registers Overview

MR#	М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
MR0	0	0	0	0			overy (Wi		TM			ncy (RLm		_	rite Laten	ıcy			
							, (	,				, (	,		(WLmrs)				
MR1	0	0	0	1	0	CABI	WDBI	RDBI	0	Cal Upd	0	0		ata nation	Driver S	Strength			
MR2	0	0	1	0	EDC HR	CADT SRF	RDQS	EDC mode	Self R	Refresh		CD Pulluriver Offs		OCD Pu	lldown D set	river Off-			
MR3	0	0	1	1	Bank Groups 0 0 Info CA Termination Offset T								DQ and WCK Termination Offse						
MR4	0	1	0	0	EDC Inv WR RD CRC Read Latency (CRCWL) EDC I							EDC Hol	d Pattern	l					
MR5	0	1	0	1	0 0 0 0 0 0 0 0 LP						LP3	LP3 LP2							
MR6	0	1	1	0		Pin	Sub-Add	ress	I			VI	REFD Le	vel	\				
MR7	0	1	1	1	0	0	0	0	Half VREFD	HALF VREFC	DQ PreA	Auto Sync	LF Mode	0	Hiber- nate	0			
MR8	1	0	0	0	C Termin		WR EHF	RL EHF	REFpb	CK AC	EDC Hi-Z	CA TO	_	AH nation	C <i>i</i> Termi	AL nation			
MR9	1	0	0	1		Pin	Sub-Add	ress			RFU	!	Decisio		ack Equa FE)	lization			
MR10	1	0	1	0		CK nation	0	WCK2 CK		nv / QS te 1	_	nv / QS te 0		VREFC	Offsets				
MR11	1	0	1	1	PAS	R Row S	egment N	Mask			F	PASR 2-E	Bank Mas	k					
MR12	1	1	0	0	RFU									PRBS	P2BR Addr	VDDQ OFF			
MR13	1	1	0	1	Reserved for					for Vendo	or Specifi	c Feature	es	I	I	<u>I</u>			
MR14	1	1	1	0				R	eserved	for Vendo	or Specifi	c Feature	es						
MR15	1	1	1	1							-		CA	.DT	M	RE			



## 6.1 Mode Register 0 (MR0)

Mode Register 0 controls operating modes such as Write Latency, Read Latency, Write Recovery and Test Mode as shown in Table 27. The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0000.

#### [Table 27] Mode Register 0 (MR0) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	0	0	0	W	rite Reco	overy (W	/R)	TM	Rea	ad Later	ncy (RLn	nrs)		ite Later (WLmrs)	,

Function	Operand	Data	Notes
Write Latency (WLmrs)	OP[2:0]	000: 8 001: RFU 010: RFU 011: RFU 100: RFU 101: 5 110: 6 111: 7	
Read Latency (RLmrs)	MR8 OP[8], MR 0 OP[6:3]	00000: RFU 00001: RFU 00010: RFU 00011: RFU 00100: 9 00101: 10 00110: 11 00111: 12 01000: 13 01001: 14 01010: 15 01011: 16 01100: 17 01101: 18 01110: 19 01111: 20 10000: 21 10000: 21 - Thru . 11110: 35 11111: 36	1
TM (Test Mode)	OP[7]	0: Normal 1: Test Mode	
Write Recovery (WR)	MR8 OP[9], OP[11:8]	00000: 4 00001: 5 00010: 6 00011: 7 00100: 8 00101: 9 00110: 10 00111: 11 01000: 12 01001: 13 01010: 14 01011: 15 01100: 16 01101: 17 01110: 18 01111: 19 10000: 20 10001: 21 Thru . 11110: 34 11111: 35	1

NOTE:

1) Please note that the MSB is located in Mode Register 8 (MR8) (see text).



### 6.1.1 Write Latency (WLmrs)

The Write latency (WLmrs) is the delay in clock cycles used in the calculation of the total Write latency (WL) between the registration of a WRITE or WRTR command and the availability of the first piece of input data. DRAM vendor specifications should be checked for value(s) of WLmrs supported. As the Write latency is set to higher values (i.e., ... 5, 6, 7, 8 clocks) the input receivers turn on when the WRITE or WRTR command is registered. The full Write latency definition can be found in the section entitled OPERATION.

#### 6.1.2 Read Latency (RLmrs)

The Read latency (RLmrs) is the delay in clock cycles used in the calculation of the total Read latency (RL) between the registration of a READ or RDTR command and the availability of the first piece of output data.

RLmrs is specified by bits MR0 OP[6:3] and MR8 OP8, defining a RLmrs range of 9 to 31 t<sub>CK</sub>. Please note that the MSB is located in MR8; a Read latency change therefore may require two MRS commands. The full Read latency definition can be found in the section entitled OPERATION.

#### 6.1.3 Write Recovery (WR)

The programmed WR value is used to delay the internal auto-precharge until after the tWR timing has been met. The WR register bits are not a required function and may be implemented at the discretion of the DRAM manufacturer.

WR must be programmed with a value greater than or equal to  $RU\{t_{WR}/t_{CK}\}$ , where RU stands for round up,  $t_{WR}$  is the analog value from the vendor datasheet and  $t_{CK}$  is the operating clock cycle time.

WR is specified by MR0 OP[11:8] and MR8 OP9, defining a WR range of 4 to 31 t<sub>CK</sub>. Please note that the MSB is located in MR8; a WR change therefore may require two MRS commands.

#### 6.1.4 Test Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bit OP7 set to'0', and bits OP[6:0] and OP[11:8] set to the desired values. Programming bit OP7 to '1' places the device into a test mode that is only to be used by the DRAM manufacturer. No functional operation is specified with test mode enabled.

### 6.2 Mode Register 1 (MR1)

Mode Register 1 controls functions like driver strength, data termination, Read DBI, Write DBI, CABI, control of calibration updates, PLL/DLL and PLL/DLL Range as shown in Table 28.

The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0001. OP[3:0], OP6 and OP10 of this register are initialized with '0's.

#### [Table 28] Mode Register 1 (MR1) Definition

I	М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	0	0	0	1	0	CABI	WDBI	RDBI	0	Cal Upd	0	0		ata nation	Driver S	Strength

Function	Operand	Data	Notes
Driver Strength	OP[1:0]	00: Auto Calibration On (60/40) 01: Auto Calibration On (48/40) 10: RFU 11: RFU	
Data Termination	OP[3:2]	<b>00</b> : Disabled <b>01</b> : 60 ohm <b>10</b> : 120 ohm <b>11</b> : 48 ohm	
Calibration Update	OP[6]	0: On 1: Off	
Read DBI	OP[8]	0: On 1: Off	
WDBI	OP[9]	0: On 1: Off	
САВІ	OP[10]	0: On 1: Off	

#### 6.2.1 Impedance Auto Calibration of Output Buffer and Active Terminator

GDDR6 SGRAMs offer auto calibrating impedance output buffers and on-die terminations. This enables a user to match the driver impedance and terminations to the system within a given range. To adjust the impedance, an external precision resistor is connected between the ZQ and V<sub>SS</sub>. A nominal resistor value of 120 Ohms is equivalent to the 40 Ohms Pull-down and 60 or 48 Ohms Pull-up nominal impedances of devices. RESET\_n is not internally terminated.

The output driver and on-die termination impedances are updated during all REFab commands to compensate for variations in supply voltage and temperature. The impedance updates are transparent to the system.

#### 6.2.2 Driver Strength

OP[1:0] define the driver strength. The Auto Calibration setting enables the Auto Calibration functionality for the Pull-down, Pull-up and Termination over process, temperature and voltage changes.

#### 6.2.3 Data Termination

OP[3:2] define the data termination value for the DQs and DBI\_n. Data termination is disabled by default; it can be set to a value of 48 Ohm, 60 Ohm, or 120 Ohm depending on system conditions. Data termination may also be turned off.

#### 6.2.4 Calibration Update

The Calibration Update setting enables the calibration value to be updated automatically by the Auto Calibration engine. The function is enabled upon power-up to reduce update induced jitter. The user may decide to suppress updates from the auto calibration engine by disabling Calibration Update (OP6=1).

The calibration updates can occur with any REFab command. The update is not complete for a time  $t_{KO}$  after the latching of the REFab command. During this  $t_{KO}$  time, only NOP commands may be issued.

Calibration updates for the CK ODT can be disabled separately by the CK AC bit in MR8 OP6.

#### 6.2.5 RDBI and WDBI

Bit OP8 controls Data Bus Inversion (DBI) for READs (RDBI), and bit OP9 controls Data Bus Inversion for WRITEs (WDBI). For more details on DBI see READ and WRITE Data Bus Inversion (DBI) in the section entitled OPERATION.



## **GDDR6 SGRAM**

#### 6.2.6 CABI

Command Address Bus Inversion (CABI) is selected independently from DBI using bit OP10. When enabled any data sent over the CA bus (whether opcode, addresses, LDFF data or DM) is inverted or not inverted based on the state of CABI\_n signal. With a change to the CABI register it is required to wait t<sub>MOD</sub> instead of t<sub>MRD</sub> with CABI\_n held HIGH after an MRS command that changes the CABI and any subsequent MRS command. For more details on CABI see Command Address Bus Inversion (CABI) in the section entitled ADDRESS.



## 6.3 Mode Register 2 (MR2)

Mode Register 2 defines the output driver (OCD) offsets, EDC mode, EDC Hold Rate, Self Refresh, RDQS mode and CADT SRF functions as shown in Table 29. Bit OP10 of this register is initialized with '0'.

Mode Register 2 is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0010.

#### [Table 29] Mode Register 2 (MR2) Definition

I	М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	0	0	1	0	EDC HR	CADT SRF	RDQS	EDC mode	Self R	efresh		CD Pulluiver Offs	•	OCD P	ulldown Offset	Driver

Function	Operand	Data	Notes
OCD Pulldown Driver Offset	OP[2:0]	000: 0 001: +1 010: +2 011: +3 100: -4 101: -3 110: -2 111: -1	
OCD Pullup Driver Offset	OP[5:3]	000: 0 001: +1 010: +2 011: +3 100: -4 101: -3 110: -2 111: -1	
Self Refresh	OP[7:6]	00: 32ms 01: RFU 10: RFU 11: temperature controlled	
EDC mode	OP[8]	0: Full data rate 1: Half data rate	
RDQS mode	OP[9]	0: Off 1: On	
CADT SRF	OP[10]	0: Off 1: On	
EDC Hold Rate (EDC HR)	OP[11]	0: Full data rate 1: Half data rate	

#### **6.3.1 CADT SRF**

OP10 enables Self Refresh when CA Training mode is entered. A detailed description of the CA Training while in Self Refresh can be found in the section entitled TRAINING.

#### 6.3.2 RDQS Mode

OP9 enables the RDQS mode of the device. In this mode the EDC outputs will act as a READ strobe (RDQS). No CRC is supported in RDQS mode, and all related bits in MR4 will be ignored. A detailed description of the RDQS mode can be found in the section entitled OPERATION.

#### 6.3.3 EDC mode

EDC mode selects between Full data rate and Half data rate EDC modes. See EDC section for more details.

#### 6.3.4 Self Refresh

The refresh interval in Self Refresh mode may be set to 32ms, or being controlled by an integrated temperature sensor. DRAM vendors may support additional settings related to other temperatures.



#### 6.3.5 EDC Hold Rate

EDC Hold Rate selects between Full data rate and Half data rate for the EDC hold pattern provided the hold pattern is programmed to 1010 or 0101. Programming the hold pattern to 0011, 0110, 1100 or 1001 effectively results in a half or quarter data rate hold pattern depending on the EDC HR setting. EDC Hold Rate is set independently of the EDC mode.

If the optional PRBS feature is implemented with support for both a full and half data rate bit stream, then EDC HR selects which mode is enabled. If only half data rate PRBS is supported, then EDC HR is not required to affect the output when the optional PRBS feature is supported by a device and enabled in MR12 OP2. Consult vendor datasheet for EDC Hold Rate capability.

#### 6.3.6 Impedance Offsets (MR2 OP[5:0] & MR3 OP[5:0])

The driver and termination impedances may be offset individually for PD driver, PU driver, DQ/DBI\_n/WCK termination and CA termination. The offset impedance step values may be non-linear and will vary across DRAM vendors and across PVT. With negative offset steps the drive strengths will be decreased and Ron will be increased. With positive offset steps the drive strengths will be increased and Ron will be decreased. With positive offset steps the termination value will be decreased.

IV curves and AC timings are only guaranteed with zero offset.




Figure 29. Impedance Offsets

## 6.4 Mode Register 3 (MR3)

Mode Register 3 controls functions including Bank Groups, WR Scaling, DRAM Info, Termination offsets for CA as well as Data and WCK as shown in Table 30.

Mode Register 3 is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0011.

#### [Table 30] Mode Register 3 (MR3) Definition

ĺ	М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	0	0	1	1	Bank G	iroups	0	0	DRAN	M Info	Term	CA ination (	Offset		a and W ination C	-

Function	Operand	Data	Notes
Data and WCK Termination Offset	OP[2:0]	000: 0 001: +1 010: +2 011: +3 100: -4 101: -3 110: -2 111: -1	
CA Termination Offset	OP[5:3]	000: 0 001: +1 010: +2 011: +3 100: -4 101: -3 110: -2 111: -1	
DRAM Info	OP[7:6]	00: off 01: Vendor ID (ID1) 10: Temperature Readout 11: Vendor ID (ID2)	
Bank Groups	OP[11:10]	0x: off / tCCDL = 2 tCK 10: on / tCCDL = 4 tCK 11: on / tCCDL = 3 tCK	

#### **6.4.1 DRAM Info**

OP[7:6] enable the DRAM Info mode which is provided to output the Vendor ID or Temperature Readout.

The Vendor ID identifies the manufacturer of the device, and provides the die revision, memory density and other information about the device. See the Vendor ID section for more details.

#### 6.4.2 Bank Groups

OP11 enables the bank groups feature, and OP10 specifies the min column-to-column command delay (t<sub>CCDL</sub>). With OP11 set to '1', back-to-back column accesses within a bank group have to be spaced by 3 or 4 clocks as defined by bit OP10. With OP11 set to '0', the bank groups feature is disabled and t<sub>CCDL</sub> equals t<sub>CCDS</sub>.

The DRAM vendor's datasheet specifies the operating frequency limit below which the user may run the device without activating the bank groups feature (fckbg).



## 6.5 Mode Register 4 (MR4)

Mode Register 4 defines the Error Detection Code (EDC) features shown in Table 31.

The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0]= 0100. OP[3:0] (EDC Hold Pattern) of this register are initialized with '1111'.

#### [Table 31] Mode Register 4 (MR4) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1	0	0	EDC Inv	WR CRC	RD CRC	Late	Read ency CRL)		Write La	,	E	EDC Hole	d Patter	n

Function	Operand	Data	Notes
EDC Hold Pattern	OP[3:0]	0000: Pattern Thru . 1111: Pattern  Burst Pos 3, Burst Pos 2, Burst Pos 1, Burst Pos 0	
CRC Write Latency (CRCWL)	OP[6:4]	000: 15 001: 16 010: 17 011: 10 100: 11 101: 12 110: 13 111: 14	
CRC Read Latency (CRCRL)	OP[8:7]	00: 4 01: 1 10: 2 11: 3	
RD CRC	OP[9]	0: On 1: Off	
WR CRC	OP[10]	0: On 1: Off	
EDC Invert	OP[11]	D: EDC hold pattern not inverted     EDC hold pattern inverted	

#### 6.5.1 EDC Hold pattern / EDC Invert

The 4-bit EDC hold pattern is considered a background pattern transmitted on the EDC signals. The register is initialized with all '1's. The pattern is shifted from right to left and repeated with every 4 U.I. The output timing is the same as of a READ burst.

CRC bursts calculated from WRITEs or READs will replace the EDC hold pattern for the duration of those bursts, provided CRC is enabled for those bursts.

The EDC hold pattern will be replaced by a pseudo random bit stream when the optional PRBS feature is supported by a device and enabled in MR12 OP2.

The EDC hold pattern will be undefined for  $t_{\mbox{\scriptsize MOD}}$  with the following MRS commands.

- MR4 that changes bits OP[3:0] or OP[11:9]
- MR1 that changes bits OP[1:0]
- MR6 that changes TX EQ codes
- MR12 OP2 to disable the optional PRBS feature

The EDC hold pattern will not be transmitted when the device is in CA training mode, in WCK2CK training mode, in Self Refresh mode, in reset state, in power-down state with the LP2 bit set, or EDC Hi-Z.

With OP11 set to '1', EDC1 will transmit the inverted EDC hold pattern, resulting in a pseudo-differential pattern. OP11 is ignored for READ, WRITE and RDTR CRC bursts and the clock phase information in WCK2CK training mode.

#### 6.5.2 Read CRC and CRC Read Latency (CRCRL)

Bit OP9 controls the CRC calculation for READ bursts, and bits OP[8:7] hold the CRC read latency. When enabled, the calculated CRC pattern will be transmitted on the EDC signals with the latency as programmed in the CRCRL field of this register. With Read CRC being off, no CRC will be calculated for READ bursts, and the EDC hold pattern will be transmitted instead.



### 6.5.3 Write CRC and CRC Write Latency (CRCWL)

Bit OP10 controls the CRC calculation for WRITE bursts, and bits OP[6:4] hold the CRC write latency. When enabled, the calculated CRC pattern will be transmitted on the EDC signals with the latency as programmed in the CRCWL field of this register. With Write CRC being off, no CRC will be calculated for WRITE bursts, and the EDC hold pattern will be transmitted instead.



## 6.6 Mode Register 5 (MR5)

Mode Register 5 defines low power modes as shown in Table 32.

The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0101.

#### [Table 32] Mode Register 5 (MR5) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1	0	1	0	0	0	0	0	0	0	0	0	LP3	LP2	0

Function	Operand	Data	Notes
LP2	OP[1]	0: Off 1: On	
LP3	OP[2]	0: Off 1: On	

#### 6.6.1 Low Power Modes (LP2, LP3)

OP[2:0] control several low power modes of the device. The modes are independent of each other. LP2 is optional feature.

When OP1 (LP2) is set, the WCK receivers may be turned off during power-down.

When OP2 (LP3) is set, RDTR, WRTR and LDFF commands as well as reading the device temperature are not allowed while a REFab command is being executed.

## 6.7 Mode Register 6 (MR6) & Mode Register 9 (MR9)

Mode Register 6 and Mode Register 9 control data input receiver properties like VREFD level and DFE as shown in Table 33 and Table 34. MR6 also controls the data output driver equalization (TX EQ). Both registers use a 5-bit wide sub-address to allow programming of VREFD level and DFE values individually for each data input pin.

Mode Register 6 is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0110. Mode Register 9 is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 1001.

#### [Table 33] Mode Register 6 (MR6) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
0	1	1	0		Pin Sub-Address					VREFD Level						

Function	Operand	Data	Notes
VREFD Level	OP[6:0]	See VREFD Level Table	
Pin Sub-Address	OP[11:7]	00000: DQ0 00001: DQ1 Thru . 00110: DQ6 00111: DQ7 01000: DBI0_n 01001: RFU 01010: TX EQ Byte 0 (See Note1) 01011: RFU Thru . 01110: RFU 01111: Byte 0 11000: DQ8 10001: DQ9 Thru . 10110: DQ14 10111: DQ15 11000: DBI1_n 11001: RFU 11010: TX EQ Byte 1 (See Note1) 11011: RFU Thru .	

#### NOTE:

1) OP[11:7] 01010: TX EQ Byte 0

OP6	OP5	OP4	OP3	OP2	OP1	OP0	TX EQ
					0	0	Off
		RFU			0	1	1
		IXI O			1	0	2
					1	1	3

#### [Table 34] Mode Register 9 (MR9) Definition

N	13	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	1	0	0	1		Pin	Sub-Add	Iress			RFU		Decision	on Feed tion (		ualiza-

Function	Operand	Data	Notes
Decision Feedback Equalization (DFE)	OP[3:0]	0000: Off 0001: +/- 0.5% VDDQ, +/-7mV 0010: +/- 1.0% VDDQ, +/-14mV Thru . 1110: +/- 0.7% VDDQ, +/-98mV 1111: +/- 7.5% VDDQ, +/-105mV	1
Pin Sub-Address	OP[11:7]	00000: DQ0 00001: DQ1 Thru . 00110: DQ6 00111: DQ7 01000: DBI0_n 01001: RFU 01010: RFU 01011: RFU Thru . 01110: RFU 01111: Byte 0 10000: DQ8 10001: DQ9 Thru . 10110: DQ14 10111: DQ15 11000: DBI1_n 11001: RFU 11011: RFU Thru . 10110: RFU 11011: RFU Thru .	

NOTE:

<sup>1)</sup> Voltages for DFE are approximated values.

#### 6.7.1 VREFD Level


The reference voltage for the DQ and DBI\_n inputs (V<sub>REFD</sub>) is generated internally, and separate V<sub>REF</sub> circuits are associated with each data input pin.

The VREFD level is linear with a total range of 96 steps and a nominal step size of  $1/200 \times V_{DDQ}$  (or 0.5%) in a range from 0.490  $\times V_{DDQ}$  to 0.965  $\times V_{DDQ}$  as illustrated in Table 35 and Figure 31. The mid point of 0.725  $\times V_{DDQ}$  has been set to match the ideal vertical data eye center with nominal 48 Ohms pull-up and 40 Ohms pull-down driver strength (see MR1). With nominal 60 Ohms pull-up and 40 Ohms pull-down driver strength the ideal vertical data eye center will be at 0.7  $\times V_{DDQ}$ , only 35mV lower. Both mid point settings are highlighted in Table 35.

The VREFD level must be set by programming bits OP[6:0] in MR6 individually for each pin; the associated pin sub-address bits in OP[11:7] select the pin. The sub-address field also provides encodings to program the same VREFD level for a byte (byte 0 or byte 1). MRS commands to program the VREFD level can be issued in random order. No valid VREFD level is defined for decimal steps 96 to 127 (OP[6:5] = 11).

The V<sub>REFD</sub> settling time t<sub>VREFD</sub> is a constant value for the device, and is referenced from the MRS command to when the 90% level of the delta between old and new V<sub>REFD</sub> voltage has been reached as illustrated in Figure 32.

Half VREFD mode enables the  $V_{REFD}$  level to be adjusted when the DQ and DBI\_n inputs operate without termination. When bit OP7 in MR7 is set to '1', a level of nominally  $0.5 \times V_{DDQ}$  is generated. The maximum operating frequency for this mode is defined by  $f_{CKVREFD2}$ . Disabling Half VREFD mode restores the programmed VREFD level and DFE values. A Half VREFD mode reference voltage change requires  $t_{VREFD2}$  to settle.



#### [Table 35] VREFD Level

VREFD Level Co	de		VREFD Level	
MR6 OP[6:0]	Decimal	% V <sub>DDQ</sub>	Divider	V <sub>REFD</sub> [V]
1011111	95	0.965	193 / 2 00	1.303
1011110	94	0.960	192 / 200	1.296
1011101	93	0.955	191 / 200	1.289
				•••
0110000	48	0.730	146 / 200	0.986
0101111	47	0.725	145 / 200	0.979
0101110	46	0.720	144 / 200	0.972
0101101	45	0.715	143 / 200	0.965
0101100	44	0.710	142 / 200	0.959
0101011	43	0.705	141 / 200	0.952
0101010	42	0.700	140 / 200	0.945
0101001	41	0.695	139 / 200	0.938
000010	2	0.500	100 / 200	0.675
000001	1	0.495	99 / 200	0.668
000000	0	0490	98 / 200	0.662




Figure 31. VREFD Circuit and Range




Figure 32. VREFD and DFE Settling Time

#### 6.7.2 Decision Feedback Equalization (DFE)

The input data eye may be closed at the DRAM balls due to Inter System Interference (ISI) on the channel. GDDR6 provides means for improving (or opening up) the data eye at the receiver by the use of a 1-tap Decision Feedback Equalization (DFE).

DFE must be set by programming bits OP[3:0] in MR9 individually for each pin; the associated pin sub-address bits in OP[11:7] select the pin. The sub-address field also provides encodings to program the same DFE value for a byte (byte 0 or byte 1). MRS commands to program DFE can be issued in random order.

The DFE settings shall be equivalent to a positive and negative shift of the programmed VREFD level in steps of approximately  $\pm 1.0.5\% \times V_{DDQ}$  or  $\pm 1.00\% \times 1.00\%$  as shown in Table 34. The programmed VREFD level plus DFE voltage cannot be outside the range of the VREFD level supported in MR6 OP[6:0]. The actual DFE implementation is vendor specific. The  $V_{REFD}$  settling time  $V_{REFD}$  must be satisfied for any DFE changes to settle.

#### 6.7.3 Transmit Equalizer (TX EQ)

The transmit equalizer function allows to program each data byte's output drivers to better match the system channel characteristics. The actual TX EQ implementation is vendor specific.

TX EQ uses opcodes in MR6 not used otherwise for programming VREFD as shown in Table 33. The TX EQ option is selected by bits MR6 OP[1:0], and programmed for byte 0 with OP[11:7] = 01010 and for byte 1 with OP[11:7] = 11010.



## 6.8 Mode Register 7 (MR7)

Mode Register 7 controls features like Hibernate Self Refresh, Low Frequency mode, Auto Synchronization, DQ Preamble, Half VREFD and Half VREFCas shown in Table 36. The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 0111. OP6 of this register is initialized with '0'.

#### [Table 36] Mode Register 7 (MR7) Definition

МЗ	М	2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1		1	1	0	0	0	0	Half VREF D	Half VREF C	DQ PreA	Auto Sync	LF Mode	0	Hiber- nate	0

Function	Operand	Data	Notes
Hibernate Self Refresh	OP[1]	0: Off 1: On	
Low Frequency Mode	OP[3]	0: High Frequency (over 2GHz) 1: Low Frequency (under 2GHz)	
WCK2CK Auto Synchronization	OP[4]	0: Off 1: On	
DQ Preamble	OP[5]	0: Off 1: On	
Half VREFC	OP[6]	0: 0.7*VDDQ / default 1: 0.5*VDDQ	
Half VREFD	OP[7]	O: Programmed VREFD level and DFE value     1: 0.5*VDDQ	

#### 6.8.1 Hibernate Self Refresh

With OP1 set to '1', the device enters Hibernate Self Refresh mode with the next SELF REFRESH ENTRY command. The bit is self-clearing.

#### 6.8.2 Low Frequency Mode

When Low Frequency Mode is enabled by OP3, the power consumption of input receivers and clock trees is reduced. The maximum operating frequency for this low frequency mode is given in the vendor's datasheet.

### 6.8.3 WCK2CK Auto Synchronization

This GDDR6 SGRAMs supports a WCK2CK automatic synchronization mode that reduces the WCK2CK training to issuing two WCK2CK MRS for WCK2CK training entry and exit. This mode is controlled by OP4. For a detailed description see WCK2CK Auto Synchronization in the section entitled WCK2CK Training.

#### 6.8.4 DQ Preamble

When enabled by OP5, non-gapless READ bursts will be preceded by a fixed DQ preamble on the DQ and DBI\_n signals of 8 U.I. duration. The programmed READ latency does not change when the DQ Preamble is enabled. The pattern is not encoded with RDBI, however, if RDBI is disabled, the DBI\_n signals will not toggle and drive a HIGH.

#### 6.8.5 Half VREFC and Half VREFD

See Mode Register 6 (MR6) & Mode Register 9 (MR9) for details on VREF features.



## 6.9 Mode Register 8 (MR8)

Mode Register 8 defines Clock Termination Override, CAL and CAH Termination, EDC Hi-Z, CK Auto Calibration, REFpb, CK Termination and extensions to Read latency (RLmrs) and Write Recovery (WR) as shown in Table 37. The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 1000. OP4 of this register is initialized with '0's.

#### [Table 37] Mode Register 8 (MR8) Definition

	М3	M2	M1	MO	OP11 OP1	0 OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Ī	1	0	0	0	CK	WR	RL	REFpb	CK	EDC	CATO	CA	AΗ	C/	٩L
	'	U	U	0	Terminatio	EHF	EHF	KEI þb	AC	Hi-Z	CATO	Termi	nation	Termi	nation

Function	Operand	Data	Notes
CAL Termination	OP[1:0]	00: Disabled 01: 60 ohm 10: 120 ohm 11: Reserved	
CAH Termination	OP[3:2]	00: Disabled 01: 60 ohm 10: 120 ohm 11: 240 ohm	
CA TO (CA Termination Overried)	OP[4]	0: Off 1: On	
EDC Hi-Z	OP[5]	0: Off 1: On	
CK Auto Calibration (CK AC)	OP[6]	O: CK auto-calibration update during REFab disabled     CK auto-calibration update during REFab enabled	
REFpb	OP[7]	0: REFpb 1: REFp2b	
RLEHF (Read Latency Extra High Frequency)	OP[8]	O: RLmrs normal range (9 to 20 t <sub>CK</sub> )     1: RLmrs extended range (21 to 31 t <sub>CK</sub> )	
WREHF (WRITE Recovery Extra High Frequency)	OP[9]	0: WR normal range (4 to 19 t <sub>CK</sub> ) 1: WR extended range (20 to 31 t <sub>CK</sub> )	
CK Termination	OP[11:10]	00: Value at RESET 01: 60 ohm 10: 120 ohm 11: Disabled	

#### 6.9.1 READ Latency Extra High Frequency (RLEHF)

OP8 extends the RLmrs (READ Latency) field in MR0 from 4 bits to 5 bits. See Mode Register 0 for more details.

#### 6.9.2 WRITE Recovery Extra High Frequency (WREHF)

OP9 extends the WR (WRITE Recovery) field in MR0 from 4 bits to 5 bits. See Mode Register 0 for more details.

#### 6.9.3 EDC Hi-Z

With bit OP2 set to '1', the EDC signals are in Hi-Z state. The EDC Hi-Z function takes precedence over all other features that define the EDC signal's data pattern.

#### 6.9.4 CK Auto Calibration (CK AC)

With bit OP6 set to '0', the update of the CK impedances by the calibration engine during REFab is disabled resulting in only the other impedances updated. With OP6 set to '1', the CK impedances are updated by the calibration engine during a REFab. If the calibration updates are off (MR1 OP6=1) or the CK Termination is disabled upon reset or by an MRS command that sets MR8 OP[11:10]=11, then this bit is ignored.

#### 6.9.5 REFpb

OP7 selects between Per-bank (REFpb) and Per-2-bank (REFp2b) Refresh when CA4 (falling edge of CK) = LOW is set in a REFRESH command. See REFRESH and PER-BANK / PER-2-BANK REFRESH section for more details.



## **GDDR6 SGRAM**

#### 6.9.6 CK Termination

OP[11:10] allows a change to the termination value of CK\_t and CK\_c that was determined at device initialization. After any change to OP[11:10] from the default value of 00, the device operation cannot be guaranteed unless defined otherwise. If the feature is not supported by a device, the programming of the register will be ignored and the CK ODT value set during device initialization will remain valid as long as the device is powered or a subsequent chip reset.

The default setting ('00') selects the CK termination as determined by latching CA[5:4] on the rising edge of RESET\_n. The CK termination can also be set to a value of 60 Ohm which is intended for a single loaded system, or 120 Ohm which is intended for double loaded configurations with two devices sharing a common CK. The values are the combined termination impedances from both channels as seen by the host. CK termination may also be turned off, for example, if external CK termination is used.

It is required to program the same CK termination value in both channels. In case the associated MRS commands are not issued at the same CK cycle to both channels, the ODT value as seen by the host cannot be guaranteed until a time t<sub>MOD</sub> has been met after the second MRS command. To allow a termination change to be completed, it is required to wait t<sub>MOD</sub> instead of t<sub>MRD</sub> after an MRS command that changes the CK termination and any subsequent MRS command.

#### 6.9.7 CA Termination Override (CA TO), CAH and CAL Termination

OP4 allows the CA Termination set during the power-up initialization sequence to be changed using CAH and CAL Termination.

OP[3:2] define the termination for the higher CA inputs, specifically CA[9:4], CABI\_n and CKE\_n. Values of 60 ohm, 120 ohm and 240 ohm are supported. The termination may also be disabled for the higher CA inputs.

OP[1:0] define the termination for the lower CA inputs, specifically CA[3:0]. Values of 60 ohm and 120 ohm are supported. The termination may also be disabled for the lower CA inputs.

The use of the CA Termination Override, CAH and CAL Termination allow the CA Termination to be set individually for one, two or four loads on a common CA bus, depending on whether the DRAM is in two channel operation or PC mode, or x8 or x16 mode as well as other factors.

If CA Termination Override is set to '0' any change to the CAH and CAL Termination registers will be ignored. To allow a termination change to be completed, it is required to wait t<sub>MOD</sub> instead of t<sub>MRD</sub> after an MRS command that changes the CA termination and any subsequent MRS command.



## 6.10 Mode Register 10 (MR10)

Mode Register 10 controls the VREFC Offset, WCK Termination, WCK2CK and WCK Inv / Quad Shift functions as shown in Table 38. Mode Register 10 is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 1010. OP[11:10] and OP[3:0] of this register is initialized with '0's.

#### [Table 38] Mode Register 10 (MR10) Definition

М3	M2	M1	MO	OP11 C	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	0	1	0	WCk Termina		0	WCK2 CK	WCK Quad Byt	Shift		Inv / I Shift te 0		VREFO	Offset	

Function	Operand	Data	Notes
VREFC Offset	OP[3:0]	0000: 0 / default 0001: +1 0010: +2 0011: +3 0100: +4 0101: +5 0110: +6 0111: +7 1000: 0 1001: -7 1010: -6 1011: -5 1100: -4 1101: -3 1110: -2 1111: -1	
WCK Inversion / Quad Shift Byte 0	OP[5:4]	00: invert off / Shift 0 degrees 01: invert off / Shift 90 degrees 10: invert on / Shift 180 degrees 11: invert on / Shift 270 degrees	
WCK Inversion / Quad Shift Byte 1	OP[7:6]	00: invert off / Shift 0 degrees 01: invert off / Shift 90 degrees 10: invert on / Shift 180 degrees 11: invert on / Shift 270 degrees	
WCK2CK	OP[8]	0: Off 1: On	
WCK Termination	OP[11:10]	00: Disabled 01: 60 ohm 10: 120 ohm 11: Reserved	

#### 6.10.1 WCK Inversion / Quad Shift

OP[7:4] control whether the internal phase of the WCK clock inputs after internal quarter data rate WCK shall be inverted, corresponding to a 2 U.I. phase shift for devices that use this method. Otherwise the bits control whether the internal phase of the WCK clock inputs after internal eighth data rate WCK shall be shifted for devices that use this method. The bits are used in conjunction with WCK2CK training mode.

#### 6.10.2 WCK2CK Training

OP8 (WCK2CK) enables and disables the WCK2CK alignment training. For details on this training sequence, see the section on TRAINING.

#### 6.10.3 WCK Termination

OP[11:10] define the (single ended) termination value for the on-die termination (ODT) for WCK.

The termination is disabled by default and can be set to a value of 60 Ohm or 120 Ohm depending on the system conditions. The WCK termination may also be turned off.

#### 6.10.4 Input Reference Voltage for CA and CABI n Pins and VREFC Offset

The reference voltage for the CA bus (VREFC) can be supplied via the external VREFC pin or be generated internally as illustrated in Figure 33. The selection is made with the rising edge of RESET\_n: the device selects internal VREFC with a default level of 0.7 x V<sub>DDQ</sub> when the VREFC pin is pulled LOW in the system; otherwise external VREFC is selected. GDDR6 also provides the capability to offset the internal VREFC by use of the VREFC offset bits OP[3:0]. The offset step values may be non-linear and will vary across DRAM vendors and across PVT.

Half VREFC mode enables the VREFC level to be adjusted when the CA bus operates without termination. When bit OP6 in MR7 is set to '1', a level of nominally  $0.5 \times V_{DDQ}$  is generated. The maximum operating frequency for this mode is defined by  $f_{CKVREFC2}$ . A Half  $V_{REFC}$  mode reference voltage change requires  $t_{VREFC2}$  to settle. The programmable VREFC offset is not available in Half VREFC mode.




Figure 33. VREFC Options

## 6.11 Mode Register 11 (MR11)

Mode Register 11 controls operating modes such as PASR Row Segment Mask and PASR 2-Bank Mask as shown in Table 39. The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 1011.

#### [Table 39] Mode Register 11 (MR11) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	0	1	1	PASF	Row S	egment	Mask			P	ASR 2-E	ank Ma	sk		

Function	Operand	Data	Notes
PASR 2-Bank Mask	OP[7:0]	XXXXXX1: Bank 0 and 1 XXXXXX1X: Bank 2 and 3 XXXXX1XX: Bank 4 and 5 XXXX1XXX: Bank 6 and 7 XXX1XXXX: Bank 8 and 9 XX1XXXXX: Bank 10 and 11 X1XXXXXX: Bank 12 and 13 1XXXXXXX: Bank 14 and 15	
PASR Row Segment Mask	OP[8:11]	See below Table 40	

#### [Table 40] PASR Row Segment Mask

OP11	OP10	OP9	OP8	PASR Row	8Gb	12Gb	16Gb	24Gb	32Gb				
OFII	OF 10	OF	OF6	Segment Mask	R[13:12]	R[13:12]	R[13:12]	TBD	TBD				
Х	Х	Х	1	Segment 0	00								
Х	Х	1	Х	Segment 1	01								
Х	1	Х	Х	Segment 2			10						
1	Х	Х	Х	Segment 3			11						

## 6.12 Mode Register 12 (MR12)

Mode Register 12 controls operating modes such as VDDQ off, PRBS, P2BR Address and also has register fields that are reserved for future features. The register is programmed via the MRS command with M[3:0] = 1100.

#### [Table 41] Mode Register 12 (MR12) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	1	0	0					RFU					PRBS	P2BR Addr	VDDQ OFF

Function	Operand	Data	Notes
VDDQ OFF	OP[0]	0: Disabled 1: Enabled	
P2BR Address	OP[1]	0: LSB (BA0) "Don't Care" 1: MSB (BA3) "Don't Care"	
PRBS	OP[2]	0: Disabled / optional 1: Enabled / optional	

#### **6.12.1 VDDQ OFF**

OP0 enables and disables the optional Hibernate Self Refresh with VDDQ Off feature. The VDDQ Off bit must be set on both channels before entering Hibernate Self Refresh. For details on the sequence, see the Hibernate Self Refresh section.

#### 6.12.2 P2BR Address

OP1 selects between LSB bank address, BA0, as "Don't Care" for REFp2b and MSB bank address, BA3, as "Don't Care" for REFp2b. P2BR Address is an optional register as MSB is an optional feature with only LSB "Don't Care" required to be supported. In the case the device only supports LSB "Don't Care" the programming of this register will be ignored. Support for MSB and the P2BR Address register is determined using the Vendor ID (ID2). For details see the PER-BANK REFRESH (REFpb) and PER-2-BANK REFRESH (REFp2b) Commands section.

#### 6.12.3 PRBS

OP2 controls the optional PRBS feature. When supported by a device and enabled, the EDC hold pattern will be replaced by a pseudo random bit stream. The actual pattern length, polynomial and seed value are vendor specific. Consult vendor datasheet for PRBS characteristics. When the feature is enabled, the pseudo random bit stream is driven after tMOD. The bit stream may be different any time the feature is enabled. Depending on the DRAM vendor's implementation, register bits MR4 OP[11,3:0] are allowed to influence the PRBS, resulting in different bit streams for each EDC pin. In other implementations these register bits are ignored when PRBS is enabled. The vendor's datasheet should be consulted for details. The EDC HR bit (MR2 OP11) bit selects between a full and half data rate bit stream if the device supports both options. Support for optional PRBS feature is determined using the Vendor ID (ID2).



## 6.13 Mode Register 13 (MR13)

MR13 is reserved for vendor specific features. The register is programmed via the MRS command with M[3:0] = 1101.

#### [Table 42] Mode Register 13 (MR13) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	1	0	1				Res	served fo	or Vendo	or Speci	fic Featu	ıres			

## 6.14 Mode Register 14 (MR14)

MR14 is reserved for vendor specific features. MR14 is programmed via the MRS command with M[3:0] = 1110. **[Table 43] Mode Register 14 (MR14) Definition** 

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	1	1	0				Res	served fo	or Vendo	or Specit	fic Featu	ıres			

### **6.15 Mode Register 15 (MR15)**

Mode Register 15 controls CA training mode (CADT) and access to Mode Registers 0 to 14 (MRE) as shown in Table 44.

The register is programmed via the MODE REGISTER SET (MRS) command with M[3:0] = 1111.

Mode Register 15 is a special register that latches data on both edges but only evaluates the rising edge of CK. Therefore nothing is evaluated by the device on the falling edge of CK as shown in Table 44. Increased CA setup and hold times are assumed to ensure the MRS command to this register is successful while CA training (CADT) has not taken place and the integrity of the DDR CA may not be guaranteed.

#### [Table 44] Mode Register 15 (MR15) Definition

М3	M2	M1	MO	OP11	OP10	OP9	OP8	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	1	1	1					3			3	CA	DT	MREB	MREA

Function	Operand	Data	Notes
MRS to MR0-MR14 Channel A	OP[0]	0: MRS not blocked 1: MRS blocked	
MRS to MR0-MR14 Channel B	OP[1]	0: MRS not blocked 1: MRS blocked	
Command Address Training (CADT)	OP[3:2]	00: Off 01: Train CA[9:0] Rising edge of CK using CAT 10: Train CA[9:0] Falling edge of CK using CAT 11: Train CABI_n and CA10 using CAT	


#### 6.15.1 Command Address Training (CADT)

Command Address training mode is controlled by OP[3:2]. See Command Address Training section for details.

### 6.15.2 Mode Register 0-14 Enable (MRE)

MRE function allows for the individual configuration of two devices sharing a common CA bus. The function utilizes the fact that in such a configuration the CA inputs of channel A of the first device are shared with the CA inputs of channel B of the second device. The default is to issue MRS to both devices. OP0 is evaluated by channel A only and ignored by channel B. With OP0 = 1 any MRS command to registers MR0 to MR14 is blocked as shown in Figure 34. OP1 is evaluated by channel B only and ignored by channel A. With OP1 = 1 any MRS command to registers MR0 to MR14 is blocked as shown in Figure 34.

CH A + CH B Mode Registers Accessible (MR15 OP[1:0] = 00)



CH A Mode Registers Accessible (MR15 OP[1:0] = 10)





Figure 34. Mode Register Enable

CH B Mode Registers Accessible (MR15 OP[1:0] = 01)



## 7. OPERATION

## 7.1 Commands

[Table 45] Truth Table - Commands

FUNCTION	SYMBOL		CKE_n													
		Clock Cycle	Previous cycle (n-1)	Current cycle (n)	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	NOTES
NO OPERATION (NOP) (1)	NOP	R F	L	L	V	H	H H	V	V	V	V	V	V	V	V	1, 10
NO OPERATION (NOP) (2)	NOP	R F	L	L	V	H	H L	V	V	V	V	V	V	V	V	1, 10
NO OPERATION (NOP) (3)	NOP	R F	L	L	V	H	L H	V	V	V	V	V	V	V	V	1, 10
MODE REGISTER SET	MRS	R F	L	L	V	H	L	M3 OP11	M2 OP10	M1 OP9	M0 OP8	OP3	OP2 OP6	OP1 OP5	OP0	1, 2, 3
ACTIVATE (Select bank & activate row)	ACT	R	L	L	V (R15)	L	V (R14)	BA3	BA2	BA1	BA0	R3	R2	R1	R0	1, 2, 4
READ (Select bank, column & start burst)	RD	F R F	L	L	V V	R13 H	R12 H	R11 BA3	R10 BA2	R9 BA1 V	R8 BA0	R7 C3 CE	R6 C2 C6	R5 C1 C5	R4 C0	1, 2, 5,
READ with Autoprecharge	RDA	R F	L	L	V	H	H	BA3	BA2 L	BA1 V	BA0 H	C3 CE	C2 C6	C1 C5	C0 C4	1, 2, 5,
Load FIFO	LDFF	R F	L	L	V	H	H	B3 H	B2 L	B1 D9	B0 D8	D3	D2 D6	D1 D5	D0 D4	1, 2, 8
READ Training	RDTR	R F	L	L	V	H	H	V	V	V	V	V CE	V	V	V	1, 2, 6
WRITE without Mask (Select bank, column, & start burst)	WOM	R F	L	L	V	H	H	BA3	BA2 L	BA1 V	BA0	C3 CE	C2 C6	C1 C5	C0 C4	1, 2, 5,
WRITE without Mask with Autoprecharge	WOMA	R F	L	L	V	H	H L	BA3	BA2 L	BA1 V	BA0 H	C3 CE	C2 C6	C1 C5	C0 C4	1, 2, 5,
WRITE with double-byte mask (WDM)	WDM	Cycle 1 R		L L	V	H L	H L	BA3	BA2	BA1 V	BA0	C3 CE	C2 C6	C1 C5	C0 C4	1, 2, 5, 6
		Cycle 2 R F Cycle 1 R			V	H	H H	BST7 BST15 BA3	BST6 BST14 BA2	BST5 BST13 BA1	BST4 BST12 BA0	BST3 BST11 C3	BST2 BST10 C2	BST1 BST9 C1	BST0 BST8 C0	
WRITE with double-byte mask with Autoprecharge	WDMA	F Cycle 2 R	L	L	V	L	L	H BST7	L BST6	V BST5	H BST4	CE BST3	C6 BST2	C5 BST1	C4 BST0	1, 2, 5,
WRITE with single-byte mask	WSM	F Cycle 1 R	L	L	V	H	H	BST15 BA3	BST14 BA2	BST13 BA1	BST12 BA0	BST11 C3	BST10 C2	BST9 C1	BST8 C0	1, 2, 5, 6
		F Cycle 2 R			V	H	Н	Byte 0 BST7	Byte 0 BST6	V Byte 0 BST5	Byte 0 BST4	CE Byte 0 BST3	C6 Byte 0 BST2	C5 Byte 0 BST1	C4 Byte 0 BST0	
		F			V	Н	Н	Byte 0 BST15	Byte 0 BST14	Byte 0 BST13	Byte 0 BST12	Byte 0 BST11	Byte 0 BST10	Byte 0 BST9	Byte 0 BST8	
		Cycle 3 R			V	Н	Н	Byte 1 BST7	Byte 1 BST6	Byte 1 BST5	Byte 1 BST4	Byte 1 BST3	Byte 1 BST2	Byte 1 BST1	Byte 1 BST0	
		F Cycle 1 R			V	H	H	Byte 1 BST15	Byte 1 BST14 BA2	Byte 1 BST13	Byte 1 BST12 BA0	Byte 1 BST11 C3	Byte 1 BST10	Byte 1 BST9	Byte 1 BST8	
WRITE with single-byte mask with Autoprecharge	WSMA	F Cycle 2 R		L	V	L H	L H	L Byte 0	H Byte 0	V Byte 0	H Byte 0	CE Byte 0	C6 Byte 0	C5 Byte 0	C4 Byte 0	1, 2, 5, 6
		F			V	Н	Н	BST7 Byte 0 BST15	BST6 Byte 0 BST14	BST5 Byte 0 BST13	BST4 Byte 0 BST12	BST3 Byte 0 BST11	BST2 Byte 0 BST10	BST1 Byte 0 BST9	BST0 Byte 0 BST8	
		Cycle 3 R			V	Н	Н	Byte 1 BST7	Byte 1 BST6	Byte 1 BST5	Byte 1 BST4	Byte 1 BST3	Byte 1 BST2	Byte 1 BST1	Byte 1 BST0	
		F			V	Н	Н	Byte 1 BST15	Byte 1 BST14	Byte 1 BST13	Byte 1 BST12	Byte 1 BST11	Byte 1 BST10	Byte 1 BST9	Byte 1 BST8	
WRITE Training	WRTR	R F	L	L	V	L	H L	H	H	V	V L	V CE	V	V	V	1, 2, 6
PRECHARGE (per bank) (Deactivate row in a bank)	PREpb	R F	L	L	V	L	L	BA3 V	BA2 V	BA1 V	BA0	V	V	V	V	1, 2, 9
PRECHARGE (all banks) (Deactivate row in all banks)	PREab	R F	L	L	V	L	L	V	V	V	H	V	V	V	V	1, 2
PER-BANK / PER-2 BANK REFRESH	REFpb / REFp2b	R F	L	L	V	L	H	BA3 V	BA2 V	BA1 V	BA0	V	V	V	V	1, 2, 7,
REFRESH (all banks)	REFab	R F	L	L	V	H L	H	V	V	V	V H	V	V	V	V	1, 2, 7
POWER DOWN ENTRY	PDE	R F	L	Н	V	H	H	V	V	V	V	V	V	V	V	1, 2

#### [Table 45] Truth Table - Commands

FUNCTION	SYMBOL	Clock Cycle	CKE_n													
			Previous cycle (n-1)	Current cycle (n)	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	NOTES
POWER DOWN EXIT	PDX	R	Н	L	V	Н	Н	V	V	V	V	V	V	V	V	1, 2
		F			V	Н	Н	V	V	V	V	V	V	V	V	
SELF REFRESH ENTRY	SRE	R	L	Н	V	Н	L	V	V	V	V	V	V	V	V	1, 2, 7
		F			V	L	Н	V	V	V	V	V	V	V	V	
SELF REFRESH EXIT	SRX	R	н	L	V	Н	Н	V	V	V	V	V	V	V	V	1, 2
		F			V	Н	Н	V	V	V	V	V	V	V	V	
COMMAND ADDRESS TRAINING CAPTURE	CAT	R	L	Н	V	V	V	V	V	V	V	V	V	V	V	1, 2
		F			V	V	V	V	V	V	V	V	V	V	V	

- 1) H = Logic HIGH Level; L = Logic LOW Level; V = Valid, signal may be H or L, but not floating; R, F = Rising, Falling CK clock edge
  2) Values shown for CA[10:0] are logical values; the physical values are inverted when Command/Address Bus Inversion (CABI) is enabled and CABI\_n=L.
  3) M[3:0] provide the Mode Register address (MRA), OP[11:0] the opcode to be loaded.
  4) BA[3:0] provide the bank address, R[(14), 13:0] provide the row address.
  5) BA[3:0] provide the bank address, C[6:0] provide the column address; no sub-word addressing within a burst of 16. BST[15:0] provide the write data mask for each burst position with WDM(A) and WSM(A) commands.

  6) CE (Channel Enable) is intended for PC mode. The command is active when CE = H. When CE = L the array access is suppressed. In two channel mode CE shall be driven
- HIGH.
- 7) The command is Refresh (all banks) or Per-Bank / Per-2-Bank Refresh when CKE\_n(n) = L and Self Refresh Entry when CKE\_n(n) = H. The second bit of CA4 selects between Refresh (all banks) and Per-Bank / Per-2-Bank Refresh.

  8) B[3:0] select the burst position, and D[9:0] provide the data.
- 9) BA[3:0] provide the bank address.
- 10) All three encodings perform the same NOP. NOP (2) and NOP (3) encodings are only allowed during CA Training.
- 11) CA10 is only present in 24 Gb and 32 Gb densities.

## 7.2 Command, Address And Write Data Input Timings

Figure 35 and Figure 36 illustrate the timings associated with the Command and Address input as well as Data input.




Figure 35. CA and CKE\_n Address Input Timings

#### NOTE:

1) The scope of tCKEPW is limited to CAT commands in Command Address Training.




Figure 36. Data Input Timings

## 7.3 No Operation (NOP)

The NO OPERATION (NOP) command is used to instruct the device to perform a NOP. This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. GDDR6 defines three encodings for the NOP command, and all three encodings perform the same NOP. NOP (2) and NOP (3) encodings are only allowed during CA Training.

# 7.4 Mode Register Set

The MODE REGISTER SET command is used to load the Mode Registers of the device. M[3:0] select the Mode Register, and OP[11:0] determine the opcode to be loaded. See MODE REGISTER for a register definition.

The MODE REGISTER SET (MRS) command can only be issued when all banks are idle and no bursts are in progress. The MRS command cycle time,  $t_{MRD}$ , is required to complete the write operation to the Mode Register and is the minimum time required between two MRS commands. For the CK Termination, CA Termination and CABI registers,  $t_{MOD}$  is required after changing the register and a subsequent MRS command. The MRS command to non-MRS command delay,  $t_{MOD}$ , is required by the device to update the features, and is the minimum time required from an MRS command to a non-MRS command excluding NOP.

The value of  $t_{MRD}$  is less than or equal to  $t_{MOD}$ , and the vendor's datasheet should be consulted for details. The use of the two timing parameter  $t_{MRD}$  and  $t_{MOD}$  allows the controller to schedule a series of MRS commands more efficiently than with a single timing parameter. However, the same timing is achieved when only parameter  $t_{MOD}$  is taken into account.

# MODE REGISTER SET





Figure 37. MRS Command



A.C. = any command allowed in bank idle state

Figure 38. Mode Register Set Timings

# 7.5 Row Activation

Before any READ or WRITE commands can be issued to a bank in the device, a row in that bank must be "opened". This is accomplished by the ACTIVATE command (see Figure 39): BA[3:0] select the bank, and R[13:0], R[14:0] or R[15:0] select the row to be activated. Once a row is open, a READ or WRITE command could be issued to that row, subject to the t<sub>RCD</sub> specification.


A subsequent ACTIVATE command to another row in the same bank can only be issued after the previous row has been closed (precharged). The minimum time interval between two successive ACTIVATE commands on the same bank is defined by  $t_{RC}$ . A minimum time,  $t_{RAS}$ , must have elapsed between opening and closing a row.

A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between two successive ACTIVATE commands on different banks to different bank groups is defined by t<sub>RRDS</sub>. With bank groups enabled, the minimum time interval between two successive ACTIVATE commands to different banks in the same bank group is defined by t<sub>RRDL</sub>. In all other cases the interval is defined by t<sub>RRDS</sub>. Figure 40 shows the t<sub>RRD</sub> and t<sub>RRD</sub> definition.

The row remains active until a PRECHARGE command (or READ or WRITE command with Auto Precharge) is issued to the bank.

# CK\_c CK\_t CKE\_n LOW CA10 CA9 CA8 CA[7:4] BA = Bank Address R = Row Address R = Row Address V = Valid (H or L, but not floating)

Figure 39. ACTIVATE Command




 $t_{RCD} = t_{RCDRD}, t_{RCDWR}, t_{RCDRTR}, t_{RCDWTR}$  or  $t_{RCDLTR}$ , depending on command

Figure 40. Bank Activation Command Cycle

# 7.6 Bank Restrictions

There may be a need to limit the number of activates in a rolling window to ensure that the instantaneous current supplying capability of the devices is not exceeded. To reflect the short term capability of the device current supply, the parameter  $t_{FAW}$  (four activate window) is defined. No more than 4 banks may be activated in a rolling  $t_{FAW}$  window. Converting to clocks is done by dividing  $t_{FAW}$  (ns) by  $t_{CK}$  (ns) and rounding up to next integer value. As an example of the rolling window, if  $(t_{FAW}/t_{CK})$  rounds up to 10 clocks, and an ACTIVATE command is issued at clock N, no more than three further ACTIVATE commands may be issued at clocks N+1 through N+9 as illustrated in Figure 41.

It is preferable that GDDR6 SGRAMs have no rolling activation window restrictions ( $t_{FAW} = 4 * t_{RRD}$ ).



 $t_{RRD}$  =  $t_{RRDL}$  or  $t_{RRDS}$  depending on Bank Groups on/off setting and accessed banks

Figure 41. t<sub>RRD</sub> and t<sub>FAW</sub>

# 7.7 WRITE (WOM)

WRITE bursts are initiated with a WRITE command as shown in Figure 42. The bank and column addresses are provided with the WRITE command and auto precharge is either enabled or disabled for that access with the AP bit (CA4 input falling edge of CK). If auto precharge is enabled, the row being accessed is precharged after t<sub>WR</sub>(min) has been met or after the number of clock cycles programmed in the WR field of MR0, depending on the implementation choice per DRAM vendor. The length of the burst initiated with a WRITE command is sixteen and the column address is unique for this burst of sixteen. There is no interruption nor truncation of WRITE bursts. No write data is received, the array write access is suppressed, and the EDC hold pattern is driven instead of a CRC burst when the CE bit is LOW. In two channel mode CE shall be driven HIGH.




Figure 42. WRITE Command

WRITE timings are shown with DDR WCK ratio in Figure 43. During WRITE bursts, the first valid data-in element must be available at the input latch after the Write Latency (WL). The Write Latency is defined as WLmrs \* t<sub>CK</sub> + t<sub>WCK2CKPIN</sub> + t<sub>WCK2CK</sub> + t<sub>WCK2DQI</sub>, where WLmrs is the number of clock cycles programed in MR0, t<sub>WCK2CKPIN</sub> is the phase offset between WCK and CK at the balls when phase aligned at phase detector, t<sub>WCK2CK</sub> is the alignment error between WCK and CK at the phase detector, and t<sub>WCK2DQI</sub> is the WCK to DQ/DBI\_n offset as measured at the DRAM balls to ensure concurrent arrival at the latch. The total delay is relative to the data eye center averaged over one byte. The maximum skew within a byte is defined by t<sub>DQDQI</sub>.

The data input valid window, t<sub>DIVW</sub>, defines the time region when input data must be valid for reliable data capture at the receiver for any one worst-case channel. It accounts for jitter between data and clock at the latching point introduced in the path between the DRAM pads and the latching point. Any additional jitter introduced into the source signals (i.e., within the system before the DRAM pad) must be accounted for in the final timing budget together with the chosen PLL/DLL mode and bandwidth. t<sub>DIVW</sub> is for DRAM design only and valid on the silicon die. It is not intended to be measured. t<sub>DIVW</sub> is defined for the PLL/DLL off and on mode separately. In the case of PLL on, t<sub>DIVW</sub> must be specified for each supported bandwidth. In general t<sub>DIVW</sub> is smaller than t<sub>DIPW</sub>.

The data input pulse width,  $t_{DIPW}$ , defines the minimum positive or negative input pulse width for any one worst-case channel required for proper propagation of an external signal to the receiver.  $t_{DIPW}$  is for DRAM design only and valid on the silicon die. It is not intended to be measured.  $t_{DIPW}$  is independent of the PLL/DLL mode. In general  $t_{DIPW}$  is larger than  $t_{DIVW}$ .

Upon completion of a burst, assuming no other WRITE data is expected on the bus the DQ and DBI\_n signals will be driven according to the ODT state. Any additional input data will be ignored. Data for any WRITE burst may not be truncated with a subsequent WRITE command.

Data from any WRITE burst may be concatenated with data from a subsequent WRITE command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new WRITE command should be issued after the previous WRITE command according to the t<sub>CCD</sub> timing. If that WRITE command is to another bank then an ACTIVATE command must precede the WRITE command and t<sub>RCDWR</sub> also must be met.


A READ can be issued any time after a WRITE command as long as the internal turn around time  $t_{WTR}$  is met. If that READ command is to another bank, then an ACTIVATE command must precede the READ command and  $t_{RCDRD}$  also must be met.



A PRECHARGE can also be issued after  $t_{WR}$  has been met. After the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met.

The data inversion flag is received on DBI\_n. If DBI\_n is LOW the data is stored after inversion and not inverted if DBI\_n is HIGH. WRITE Data Inversion can be enabled (OP9 = 0) or disabled (OP9 = 1) using WDBI in MR1.

When enabled by the WRCRC flag in MR4, EDC data are returned to the controller with a latency of (WLmrs + CRCWL) \*  $t_{CK}$  +  $t_{WCK2CKPIN}$  +  $t_{WCK2CK}$  +  $t_{WCK2DQO}$ , where CRCWL is the CRC Write latency programmed in MR4 and  $t_{WCK2DQO}$  is the WCK to DQ/DBI\_n/EDC phase offset at the DRAM balls. GDDR6 supports both a Full data rate and Half data rate EDC as described in the EDC section.



- 1) WLmrs is the WRITE latency programmed in Mode Register MR0.
- 2) Timings are shown with positive twck2ckPIN and twck2ck values. See WCK2CK timings for twck2ckPIN and twck2ck ranges.
- 3) t<sub>WCK2DQI</sub> parameter values could be negative or positive numbers, depending on PLL-on or PLL-off mode operation and design implementation. They also vary across PVT. Data training is required to determine the actual t<sub>WCK2DQI</sub> value for stable WRITE operation.
- 4)  $t_{\text{DQDQI}}$  defines the minimum to maximum variation of  $t_{\text{WCK2DQI}}$  within a single byte or double byte.
- 5)Data Read timings are used for CRC return timing from WRITE commands with CRC enabled.






Figure 44. Single WRITE without EDC (WCK DDR mode)

- 1) WLmrs = 6 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
  4) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.
- 5)  $t_{WCK2DQI}$ ,  $t_{WCKDQO} = 0$  is shown for illustration purposes.




Figure 45. Single WRITE with EDC (Full data rate)

- 1) WLCK and CRCWL = 14 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (twck2ckpin=0, twck2ck=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 4) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.
- 5)  $t_{WCK2DQI}$ ,  $t_{WCKDQO} = 0$  is shown for illustration purposes.





Figure 46. Single WRITE with EDC (Half data rate)

- 1) WLmrs = 7 and CRCWL = 14 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (twck2ckpin=0, twck2ck=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls. 4) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.
- 5)  $t_{WCK2DQI}$ ,  $t_{WCKDQO}$  = 0 is shown for illustration purposes.



- 1) WLmrs = 7 and t<sub>RCDWR</sub> = 3 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.
- 4) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5) An ACTIVATE (ACT) command is required to be issued before the WRITE commands, and t<sub>RCDWR</sub> must be met.
- 6) t<sub>WCK2DQI</sub> = 0 is shown for illustration purposes.




Figure 48. Gapless WRITEs

- 1) WLmrs = 2 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.
  4) t<sub>CCD</sub> = t<sub>CCDS</sub> when bank groups is disabled or the second WRITE is to a different bank group, otherwise t<sub>CCD</sub>=t<sub>CCDL</sub>.
- 5) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 6) An ACTIVATE (ACT) command is required to be issued before the WRITE commands, and t<sub>RCDWR</sub> must be met.
- 7)  $t_{WCK2DQI}$  = 0 is shown for illustration purposes.





Figure 49. WRITE to READ

- 1) WLmrs = 7 and RLmrs = 20 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
  3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.
  4) t<sub>WTR</sub> = t<sub>WTRL</sub> when bank groups is enabled and both WRITE and READ access banks in the same bank group, otherwise t<sub>WTR</sub>=t<sub>WTRS</sub>.

- 5) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 6) An ACTIVATE (ACT) command is required to be issued before the READ and WRITE commands, and t<sub>RCDRD</sub> or t<sub>RCDWR</sub>, respectively, must be met.
- 7)  $t_{WCK2DQI}$ ,  $t_{WCKDQO} = 0$  is shown for illustration purposes.



- 1) WLmrs = 7 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (twck2ckpln=0, twck2ck=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.
  4) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.
- 6) t<sub>WCK2DQI</sub> = 0 is shown for illustration purposes.
- 7) If auto precharge is enabled with the WRITE command, the precharge is initiated at the earliest possible time an explicit PRECHARGE would be allowed.

# 7.8 Write Data Mask (DM)

The traditional method of using a DM input for WRITE data mask must be abandoned for a new method. Due to the high data rate, bit errors are expected on the interface and are not recoverable when they occur on the traditional DM input.

In GDDR6 the DM is sent to the SGRAM over the CA bus following the bank/column address cycle associated with the command, during the NOP commands between the WRITE command and the next command. The DM is used to mask the corresponding data according to the following table.

## [Table 46] DM State

FUNCTION	DM Value	DQ
Write Enable	0	Valid
Write Inhibit	1	X

Two additional WRITE commands that augment the traditional WRITE Without Mask (WOM) are required for proper DM support. The WOM command should be consulted for general WRITE operation and Table 71 should be consulted for timing differences between the 2 additional WRITE commands. The two additional WRITE commands may need an internal Read-Modify-Write if they follow another WRITE command to the same bank. See the detailed description and timing differences in Section 7.9 and Table 71. The commands for proper DM support are:

· WDM: WRITE-With-Double byte-Mask:

2 cycle command where the 1st cycle carries command and address information and the 2nd cycle carries data mask information (2 byte granularity);




Figure 51. WRITE-With-Double byte-Mask Command

# [Table 47] WDM Mapping x16 mode

							Byte ar	nd Burst	Positio	n Maske	ed Durin	g WDM					
				2nd Cy	cle Risi	ng Edge	of CK					2nd Cy	cle Falli	ng Edge	of CK		
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0																
	DQ1																
	DQ2																
	DQ3																
	DQ4																
D	DQ5																
e	DQ6																
i	DQ7	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7
c e	DQ8	OAO	OAT	OAZ	OAO	0/14	OAS	OAO	OAI	OAO	OAT	OAZ	OAO	OAT	OAS	OAO	OAI
0	DQ9																
	DQ10																
	DQ11																
	DQ12																
	DQ13																
	DQ14																
	DQ15																

# [Table 48] Example WDM x16 mode

							Byte ar	nd Burst	Positio	n Maske	ed Durin	g WDM					
				2nd Cy	cle Risi	ing Edge	of CK					2nd Cy	cle Fall	ing Edg	e of CK		
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0																
	DQ1																
	DQ2																
	DQ3																
	DQ4																
D	DQ5																
е	DQ6																
V i	DQ7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
c e	DQ8	ŭ				Ů			ŭ	·	·		·	•	·		
0	DQ9																
	DQ10																
	DQ11																
	DQ12																
	DQ13																
	DQ14																
	DQ15																

								Data o	ut from	Exampl	e WDM											
									1st Cyc	le Data												
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15					
	DQ0	Data	Data																			
	DQ1	Data	Data																			
	DQ2	Data	Data																			
	DQ3	Data	Data																			
	DQ4	Data	Data																			
	DQ5	Data	Data Data  Data Data  Data Data  Data Data  Data Data  Data Data																			
D e	DQ6	Data	Data																			
V i	DQ7	Data	Data				Mar	sked														
c e	DQ8	Data	Data				IVIA	skeu														
0	DQ9	Data	Data																			
"	DQ10	Data	Data																			
	DQ11	Data	Data																			
	DQ12	Data	Data																			
	DQ13	Data	Data																			
	DQ14	Data	Data																			
	DQ15	Data	Data																			

# [Table 49] WDM Mapping x8 mode

							Byte ar	nd Burst	Positio	n Maske	ed Durin	g WDM					
				2nd Cy	cle Risi	ng Edge	of CK					2nd Cy	cle Fall	ing Edge	e of CK		
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0																
D	DQ1																
e	DQ2																
i	DQ3	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7
c e	DQ4	0/10	0/11	0/12	0/10	0/14	0710	0/10	O/ (I	0710	0/11	0/12	0710	0/14	0710	0710	Orti
0	DQ5																
	DQ6																
	DQ7																
	DQ8																
D	DQ9																
е	DQ10																
i v	DQ11	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7
c e	DQ12	0710	0, (1	0,12	0, 10	0, (1	0,10	0,10	0, 1,	0,10	0, (1	0,12	0,10	0, (1	0,10	0,10	0,
1	DQ13																
'	DQ14																
	DQ15																

# [Table 50] Example WDM x8 mode

							Byte ar	nd Burst	Positio	n Maske	ed Durin	g WDM					
				2nd Cy	cle Risi	ng Edge	of CK					2nd Cy	cle Fall	ing Edge	e of CK		
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0																
D	DQ1																
е	DQ2																
v i	DQ3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
c e	DQ4	U	O	U	O		U	O	O	'	'	'	'	'	'	'	'
0	DQ5																
	DQ6																
	DQ7																
	DQ8																
D	DQ9																
е	DQ10																
V i	DQ11	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
c e	DQ12				3				J	'	, i	<b>'</b>	'	'	'		'
1	DQ13																
'	DQ14																
	DQ15																

								Data o	ut from	Exampl	e WDM											
									1st Cyc	le Data												
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15					
	DQ0	Data	Data																			
D	DQ1	Data	Data																			
е	DQ2	Data	Data Data Data Data Data Data Data Data																			
v i	DQ3	Data																				
c e	DQ4	Data																				
0	DQ5	Data																				
	DQ6	Data																				
	DQ7	Data	Data																			
	DQ8	Data	Data																			
D	DQ9	Data	Data																			
е	DQ10	Data	Data																			
v i	DQ11	Data	Data				Mad	sked														
c e	DQ12	Data	Data				ivias	oneu														
1	DQ13	Data	Data																			
'	DQ14	Data	Data																			
	DQ15	Data	Data																			




Figure 52. WDM Timing

- 1) WLmrs = 2 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.
- 4) t<sub>CCD</sub> = t<sub>CCDS</sub> when bank groups is disabled or the second WRITE is to a different bank group, otherwise t<sub>CCD</sub>=t<sub>CCDL</sub>.
- 5) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
  6) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.
- 7) t<sub>WCK2DQI</sub> = 0 is shown for illustration purposes.

• WSM: WRITE-With-Single byte-Mask:

3 cycle command where the 1st cycle carries command and address information and the 2nd and 3rd cycle carry data mask information (byte granularity);




Figure 53. WRITE-With-Single byte-Mask Command

# [Table 51] WSM Mapping x16 mode

												E	Byte :	and E	Burst	Pos	ition N	laske	ed Du	ıring	WSI	Л											
ĺ	:	2nd	Cycle	Risi	ng E	dge	of CK			2nd (	Cycle	Falli	ng E	dge (	of CK	(			3rd C	Cycle	Risi	ng E	dge c	of CK			3rd (	Cycle	Falli	ng E	dge d	of CK	
Burs t	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0																	DQ8																
DQ1																	DQ9																
DQ2																	DQ10																
DQ3	CAO	CA1	CA2	CA3	$C\Delta A$	CA5	CAG	C 4 7	CAO	CA1	CA2	CA3	CAA	C 4 5	CAG	C 4 7	DQ11	CAO	CA1	CA2	CA3	CAA	C 4 5	CA6	CA7	CAO	<b>C</b> Δ1	CA2	CA3	CA4	CA5	CA6	C 4 7
DQ4	CAU	CAI	OAZ	CAS	0/4	CAS	CAU	OAI	CAU	CAI	OAZ	0/10	O/4	CAS	CAU	OAI	DQ12	CAU	CAI	OAZ	CAS		CAJ	CAU	CAI	CAU	CAI	UAZ	CAS		CAS	CAU	CAI
DQ5																	DQ13																
DQ6																	DQ14																
DQ7																	DQ15																

# [Table 52] Example WSM x16 mode

															_					14/01												
											Е	3yte	and E	Burst	Pos	ition N	iaske	ed Du	ırıng	WSI	VI											
:	2nd (	Cycle	Risi	ng E	dge d	of CK	(		2nd (	Cycle	Falli	ng E	dge	of CK	(			3rd C	Cycle	Risi	ng E	dge c	of CK			3rd C	ycle	Falli	ng E	dge c	f CK	
										1																						
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
																DO8																
																טעט																
																DQ9																
																DQ10																
																DO11																
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	DQII	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
																DQ12																
																DQ13																
																DO14																
																DQ 14																
																DQ15																
	1	1 1	1 1 1	1 1 1 1	1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 0	0     1     2     3     4     5     6     7     8     9       1     1     1     1     1     1     1     1     0     0	0     1     2     3     4     5     6     7     8     9     10       1     1     1     1     1     1     1     1     0     0     0	2nd Cycle Rising Edge of CK         2nd Cycle Falli           0         1         2         3         4         5         6         7         8         9         10         11           1         1         1         1         1         1         1         0         0         0         0	2nd Cycle Rising Edge of CK         2nd Cycle Falling E           0         1         2         3         4         5         6         7         8         9         10         11         12           1         1         1         1         1         1         1         0         0         0         0         0	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge           0         1         2         3         4         5         6         7         8         9         10         11         12         13           1         1         1         1         1         1         1         0         0         0         0         0         0	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14           1         1         1         1         1         1         1         0         0         0         0         0         0         0	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15           1         1         1         1         1         1         1         1         0<	2nd Cycle Rising Edge of CK  2nd Cycle Falling Edge of CK  0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14	2   3   4   5   6   7   8   9   10   11   12   13   14   15   0	2nd Cycle Rising Edge of CK   2nd Cycle Falling Edge of CK   3rd Cycle Falling Edge of CK   3rd Cycle Falling Edge of CK   0   1   2   3   4   5   6   7   8   9   10   11   12   13   14   15   0   1	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK         3rd Cycle           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         0         1         2           1         1         1         1         1         1         1         1         0	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK         3rd Cycle Rising Cycle Rising           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         0         1         2         3           1	0       1       2       3       4       5       6       7       8       9       10       11       12       13       14       15       0       1       2       3       4         1       0	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK         3rd Cycle Rising Edge of CK           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         DQ8         DQ9         DQ10           1	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK         3rd Cycle Rising Edge of CK           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         0         1         2         3         4         5         6           1<	2   3   4   5   6   7   8   9   10   11   12   13   14   15   15   15   15   15   15   15	2nd Cycle Rising Edge of CK         2nd Cycle Falling Edge of CK         3rd Cycle Rising Edge of CK           0         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         0         1         2         3         4         5         6         7         8           1         1         1         1         1         1         1         1         1         1         1         1         1         0<	2nd Cycle Rising Edge of CK         2nd Cycle Rising Edge of CK         2nd Cycle Rising Edge of CK         3rd Cycle Rising	2   3   4   5   6   7   8   9   10   11   12   13   14   15   15   15   15   15   15   15	2   3   4   5   6   7   8   9   10   11   12   13   14   15   15   15   15   15   15   15	2   3   4   5   6   7   8   9   10   11   12   13   14   15   15   15   15   15   15   15	2   3   4   5   6   7   8   9   10   11   12   13   14   15   15   15   15   15   15   15	2nd Cycle Rising Edge of CK  2nd Cycle Falling Edge of CK  3rd Cycle Rising Edge of CK  3rd Cycle Falling Edge of CK  0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  DQ8 DQ9 DQ10 DQ11 DQ12 DQ11 DQ12 DQ13 DQ14

						Data o	outpu	t fror	n Exa	mple	WSN	Λ				
							1s	t Cyc	le Da	ita						
Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0									Data	Data	Data	Data	Data	Data	Data	Data
DQ1									Data	Data	Data	Data	Data	Data	Data	Data
DQ2									Data	Data	Data	Data	Data	Data	Data	Data
DQ3				Mas	kod				Data	Data	Data	Data	Data	Data	Data	Data
DQ4				ivias	skeu				Data	Data	Data	Data	Data	Data	Data	Data
DQ5									Data	Data	Data	Data	Data	Data	Data	Data
DQ6									Data	Data	Data	Data	Data	Data	Data	Data
DQ7									Data	Data	Data	Data	Data	Data	Data	Data
DQ8	Data	Data	Data	Data	Data	Data	Data	Data								
DQ9	Data	Data	Data	Data	Data	Data	Data	Data								
DQ10	Data	Data	Data	Data	Data	Data	Data	Data								
DQ11	Data	Data	Data	Data	Data	Data	Data	Data				Mas	kod			
DQ12	Data	Data	Data	Data	Data	Data	Data	Data				IVIAS	keu			
DQ13	Data	Data	Data	Data	Data	Data	Data	Data								
DQ14	Data	Data	Data	Data	Data	Data	Data	Data								
DQ15	Data	Data	Data	Data	Data	Data	Data	Data								

# [Table 53] WSM Mapping for x8 mode

												Ву	/te an	d Bu	st Po	sition	n Mas	ked Du	ring	WSN	l for	x8	mod	e dev	ice										
			2nd	l Cycl	e Risi	ng E	dge of	СК			2nd	Cycle	e Fall	ing E	dge o	f CK				31	d C	ycle	Risi	ng E	ige of	СК			3rc	d Cycle	e Falli	ng Ed	lge of	СК	
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0																																		
	DQ1																																		
D e	DQ2																																		
V i	DQ3	C40	CA4	C 4 2	CA3	C 4 4	CAE	CAG	C 4 7	CA0	CA4	CAO	C A 2	C 4 4	CAE	CAG	C 4 -																		
c e	DQ4	CAU	CAT	CAZ	CAS	CA4	CAS	CAb	CAI	CAU	CAT	CAZ	CAS	CA4	CAS	CAO	CA																		
0	DQ5																																		
	DQ6																																		
	DQ7																																		

# [Table 54] WSM Mapping for x8 mode


											В	/te an	d Bur	st Po	sition	Masl	ced Du	ring V	VSM 1	for x8	mode	devi	се										
		2nc	l Cycl	e Risi	ng E	dge o	fCK			2nd	Cycl	e Falli	ing Ed	lge of	f CK				3rd	Cycl	e Risi	ng Ed	lge of	СК			3rd	Cycle	Falli	ng Ec	lge of	СК	
Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
																	DQ8																
																	DQ9																
D e																	DQ10																
V i																	DQ11	CA0	C 4 1	C 4 2	CA3	CA4	CAE	CAG	C 4 7	CAO	C 4 1	CAO	CAS	C A 4	CAE	CAG	C 4 7
c e																	DQ12	CAU	CAT	CAZ	CAS	CA4	CAS	CAO	CAI	CAU	CAT	CAZ	CAS	CA4	CAS	CAO	CAI
1																	DQ13																
																	DQ14																
																	DQ15																

# [Table 55] Example WSM

•																																			
											В	te an	d Bur	st Po	sitior	Mas	ked Dur	ring \	NSM	for >	к8 m	ode	dev	ice											
		2nd	l Cycl	e Risi	ing Ed	dge of	FCK			2nd	Cycle	e Falli	ing E	dge o	f CK				3rc	Су	cle I	Risir	ng E	dge o	f CK			3	rd Cyc	le Fa	lling	Edge	of C	CK	
Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1	2		3	4	5	6	7	8	9	10	1	1 1	12 1	3	14	15
DQ0																	•							•	•		•								
DQ1																	ł																		
D DQ2																	ł																		
v DQ3		١,	١,	1	1	1	1		•								ł																		
c DQ4	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	ł																		
0 DQ5																																			
DQ6																	ł																		
DQ7																	ĺ																		
																	)																		

											Ву	rte an	d Bu	rst Po	sition	Mask	red Dui	ing V	VSM 1	for x8	mode	e devi	се										
		2nd	Cycl	e Ris	ing E	dge o	f CK			2nc	d Cycle	Falli	ing E	dge o	f CK				3rd	Cycle	e Risi	ng Ed	lge of	CK			3rd	Cycle	Falli	ng Ed	lge of	CK	
Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
-																	DQ8																
<b>.</b>																	DQ9																
ě																	DQ10																
/ i																	DQ11	•		_													
																	DQ12	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
3																	DQ13																
ı																	DQ14																
																	DQ15																

	]						Data o	output f	rom Exa	ample V	VSM x8	mode					
									1st Cyc	le Data							
	Burst	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	DQ0									Data	Data	Data	Data	Data	Data	Data	Data
D	DQ1									Data	Data	Data	Data	Data	Data	Data	Data
е	DQ2									Data	Data	Data	Data	Data	Data	Data	Data
V İ	DQ3				Mas	·ked				Data	Data	Data	Data	Data	Data	Data	Data
c e	DQ4				IVIG	incu				Data	Data	Data	Data	Data	Data	Data	Data
0	DQ5									Data	Data	Data	Data	Data	Data	Data	Data
O	DQ6									Data	Data	Data	Data	Data	Data	Data	Data
	DQ7									Data	Data	Data	Data	Data	Data	Data	Data
	DQ8	Data	Data	Data	Data	Data	Data	Data	Data								
D	DQ9	Data	Data	Data	Data	Data	Data	Data	Data								
е	DQ10	Data	Data	Data	Data	Data	Data	Data	Data								
V İ	DQ11	Data	Data	Data	Data	Data	Data	Data	Data				Mas	kod			
c e	DQ12	Data	Data	Data	Data	Data	Data	Data	Data				ivias	ikeu			
1	DQ13	Data	Data	Data	Data	Data	Data	Data	Data								
1	DQ14	Data	Data	Data	Data	Data	Data	Data	Data								
	DQ15	Data	Data	Data	Data	Data	Data	Data	Data								



- NOTE:

  1) WLmrs = 7 is shown as an example. Actual supported values will be found in the MR and AC timings sections.

  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.

  3) EDC may be on or off. See figure entitled "Single WRITE with EDC" for EDC Timing.

  4) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.

  5) An ACTIVATE (ACT) command is required to be issued before the WRITE command, and t<sub>RCDWR</sub> must be met.

- 6)  $t_{WCK2DQI}$  = 0 is shown for illustration purposes.

# 7.9 Masked Write Data Timing Constraints

A Masked Write command, either WSM or WDM, to the same bank cannot be issued until  $t_{CCDMW}$  later, to allow the device to finish any internal Read-Modify-Write as shown in Table 71. If an internal Read-Modify-Write is not needed by the device then  $t_{CCDMW} = t_{CCD}$ . The need for an internal Read-Modify-Write and  $t_{CCDMW} > t_{CCD}$  is vendor specific, vendor datasheets should be consulted.




Figure 55. WDM and WSM Timing with  $t_{\mbox{\scriptsize CCDMW}}$ 

- 1) WDM is shown as an example. Timing applies to either WDM or WSM commands.
- 2) a,b and c are different Banks.
- 3)  $t_{CCD}$  is either  $t_{CCDL}$  or  $t_{CCDS}$ .

# **7.10 READ**

A READ burst is initiated with a READ command as shown in Figure 56. The bank and column addresses are provided with the READ command and auto precharge is either enabled or disabled for that access with the AP bit (CA4 input falling edge of CK). If auto precharge is enabled, the row being accessed is precharged at a time t<sub>RTP</sub> after the READ command and after t<sub>RAS</sub>(min) has been met or after the number of clock cycles programmed in the RAS field of MR5, depending on the implementation choice per DRAM vendor. The length of the burst initiated with a READ command is sixteen and the column address is unique for this burst of sixteen. There is no interruption nor truncation of READ bursts. The array read access is suppressed, no read data and the EDC hold pattern instead of a CRC burst are transmitted when the CE bit is LOW. In two channel mode CE shall be driven HIGH.




Figure 56. READ Command

READ timings are shown with DDR WCK ratio in Figure 57. During READ bursts, the first valid data-out element will be available after the Read latency (RL). The Read Latency is defined as RLmrs \*  $t_{CK}$  +  $t_{WCK2CKPIN}$  +  $t_{WCK2CK}$  +  $t_{WCK2DQO}$ , where RLmrs is the number of clock cycles programed in MR0,  $t_{WCK2CKPIN}$  is the phase offset between WCK and CK at the balls when phase aligned at the phase detector,  $t_{WCK2CK}$  is the alignment error between WCK and CK at the phase detector, and  $t_{WCK2DQO}$  is the WCK to DQ/DBI\_n/EDC offset as measured at the DRAM balls. The total delay is relative to the data eye initial edge averaged over one byte. The maximum skew within a byte is defined by  $t_{DDDQO}$ .

Upon completion of a burst, assuming no other READ command has been initiated, all DQ and DBI\_n signals will drive a value of '1' and the ODT will be enabled at a maximum of 1 t<sub>CK</sub> later. The drive value and termination value may be different due to separately defined calibration offsets. If the ODT is disabled, the signals will drive Hi-Z.

Data from any READ burst may be concatenated with data from a subsequent READ command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued after the previous READ command according to the t<sub>CCD</sub> timing. If that READ command is to another bank then an ACTIVATE command must precede the READ command and t<sub>RCDRD</sub> also must be met.

A WRITE can be issued any time after a READ command as long as the bus turn around time  $t_{RTW}$  is met. If that WRITE command is to another bank, then an ACTIVATE command must precede the second WRITE command and  $t_{RCDWR}$  also must be met. A PRECHARGE can also be issued with the same timing restriction as the new READ command if  $t_{RAS}$  is met. After the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met.

The data inversion flag is driven on the DBI\_n pin to identify whether the data is true or inverted data. If DBI\_n is HIGH, the data is not inverted, and if LOW it is inverted. Read Data Inversion can be enabled (OP8 = 0) or disabled (OP8 = 1) using RDBI in MR1.

When enabled by the RDCRC flag in MR4 EDC data is returned to the controller with a latency of (RLmrs + CRCRL) \*  $t_{CK}$  +  $t_{WCK2CKPIN}$  +  $t_{WCK2CK}$  +  $t_{WCK2DQO}$ , where CRCRL is the CRC Read latency programmed in MR4. GDDR6 supports both a Full data rate and Half data rate EDC as described in the EDC section.






Figure 57. READ Lane Timing

- 1) RLmrs is the Read Latency programmed in Mode Register MR0.
  2) Timings are shown with positive twck2ckpin and twck2ck values. See WCK2CK timings for twck2ckpin and twck2ck ranges.
- 3) twck2DQO parameter values could be negative or positive numbers, depending on PLL-on or PLL-off mode operation and design implementation. They also vary across PVT. Data training is required to determine the actual twck2DOO value for stable READ operation.
- 4) t<sub>DQDQO</sub> defines the minimum to maximum variation of t<sub>WCK2DQO</sub> within a byte or double byte.
- 5) t<sub>DQDQQ</sub> also applies for CRC data from WRITE and READ commands with CRC enabled and the EDC hold pattern.
- 6) EDC is shown with Full data rate EDC. Half data rate EDC (last bit) is shown separately for comparison.






Figure 58. Single READ without EDC (WCK DDR mode)


- 1) RLmrs = 20 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) An ACTIVATE (ACT) command is required to be issued before the READ command, and t<sub>RCDRD</sub> must be met.
- 4)  $t_{WCK2DQO} = 0$  is shown for illustration purposes.



- 1) RLmrs = 20 and CRCRL = 4 are shown as examples. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) An ACTIVATE (ACT) command is required to be issued before the READ command, and  $t_{RCDRD}$  must be met.
- 4)  $t_{WCK2DQO} = 0$  is shown for illustration purposes.



- 1) RLmrs = 20 and CRCRL = 4 are shown as examples. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) An ACTIVATE (ACT) command is required to be issued before the READ command, and  $t_{RCDRD}$  must be met.
- 4) t<sub>WCK2DQO</sub> = 0 is shown for illustration purposes.



# Figure 61. Non-Gapless READs

- 1) RLmrs = 12 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (twck2ckpln=0, twck2ck=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single READ with EDC" for EDC Timing.
- 4) t<sub>CCD</sub> = t<sub>CCDL</sub> when bank groups are enabled and both READs access banks in the same bank group; otherwise t<sub>CCD</sub>=t<sub>CCDS</sub>.
- 5) An ACTIVATE (ACT) command is required to be issued before the READ commands, and t<sub>RCDRD</sub> must be met.
- 6) t<sub>WCK2DQI</sub> = 0 is shown for illustration purposes.




Figure 62. Gapless READs

- 1) RLmrs = 10 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single READ with EDC" for EDC Timing.
- 4) t<sub>CCD</sub> = t<sub>CCDS</sub> when bank groups are disabled or the second READ is to a different bank group; otherwise t<sub>CCD</sub>=t<sub>CCDL</sub>.
- 5) An ACTIVATE (ACT) command is required to be issued before the READ commands, and t<sub>RCDRD</sub> must be met.
- 6)  $t_{WCK2DQI} = 0$  is shown for illustration purposes.





Figure 63. READ to WRITE

- 1) WLmrs = 7 and RLmrs = 20 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
- 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 3) EDC may be on or off. See figure entitled "Single READ with EDC" for EDC Timing.
  4) t<sub>RTW</sub> is not a device limit but determined by the system bus turnaround time. The difference between t<sub>WCK2DQI</sub>, t<sub>WCK2DQO</sub> shall be considered in the calculation of the bus
- 5) For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 6) An ACTIVATE (ACT) command is required to be issued before the READ and WRITE commands, and t<sub>RCDRD</sub> or t<sub>RCDWR</sub>, respectively, must be met.
- 7)  $t_{WCK2DQI}$ ,  $t_{WCKDQO} = 0$  is shown for illustration purposes.



- 1) RLmrs = 20 is shown as an example. Actual supported values will be found in the MR and AC timings sections.
  2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
  3) EDC may be on or off. See figure entitled "Single READ with EDC" for EDC Timing.
  4) t<sub>RTP</sub> = t<sub>RTPL</sub> when bank groups are enabled and the PRECHARGE command accesses the same bank; otherwise t<sub>RTP</sub> = t<sub>RTPS</sub>.

- 5) An ACTIVATE (ACT) command is required to be issued before the READ command, and t<sub>RCDRD</sub> must be met.
- 6) t<sub>WCK2DQO</sub> = 0 is shown for illustration purposes.
- 7) If auto precharge is enabled with the READ command, the precharge is initiated at the earliest possible time an explicit PRECHARGE would be allowed.

# 7.11 DQ Preamble

DQ preamble is a feature for GDDR6 SGRAMs that is used for READ data. DQ preamble conditions the DQs for better signal integrity on the initial data of a burst.

Once enabled by OP5 in MR7, the DQ preamble will precede all READ bursts, including non-consecutive READ bursts with a minimum gap of 1 t<sub>CK</sub>, as shown in Figure 61. When enabled, the DQ preamble pattern applies to all DQs and DBI\_n in a byte, and the same pattern is used for all bytes as shown in Figure 65. DQ preamble is enabled or disabled for all bytes. The EDC in each byte is not included in the DQ preamble. If ODT is enabled, the ODT is disabled 1 t<sub>CK</sub> before the start of the preamble pattern as shown in Figure 66.

The preamble pattern on DBI in is only enabled if the MR for RDBI is enabled (MR1 OP8). During the preamble DBI in is treated as another DQ and the preamble pattern on the DQs is not encoded with RDBI. If RDBI is disabled, then DBI n drives ODT.


·																	_																
Byte 0	Byte 1				ld	le						F	Prea	mbl	е										Bu	ırst							
DQ7	DQ15	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	٧	٧	٧	٧	٧	V	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ6	DQ14	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ5	DQ13	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ4	DQ12	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ3	DQ11	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ2	DQ10	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ1	DQ9	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DQ0	DQ8	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
DBI0_n	DBI1_n	1	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧	٧
	Max 0's	0	0	0	0	0	0	0	0	5	4	5	4	5	4	5	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4

Figure 65. DQ Preamble Pattern

## NOTE:

1) The number of Max 0's in the burst is 4 only if RDBI is enabled. Max 0's is on a per byte basis and does not include the EDC. 2) V = Valid signal (H or L, but not floating).

Time



## Figure 66. Preamble Timing Diagram NOTE:

1) RLmrs = 12 is shown as an example. Actual supported values will be found in the MR and AC timings sections. 2) WCK and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.

3) EDC may be on or off. See figure entitled "Single READ with EDC" for EDC Timing.

4) DQ6, DQ7 and DBI are shown to illustrate the DQ preamble pattern. RDBI is Enabled (MR1 OP8=0).

5) An ACTIVATE (ACT) command is required to be issued before the READ command, and t<sub>RCDRD</sub> must be met.

6) t<sub>WCK2DQO</sub> = 0 is shown for illustration purposes.

# 7.12 Low Frequency Modes

GDDR6 SGRAM's have been designed to operate over a wide range of frequencies. GDDR6 must support a contiguous frequency range from tCK=16ns (250MHz) to the maximum rated speed of the device.

Features such as PLL/DLL off mode, RDQS mode, Termination control bits, temperature sensor and the low power mode MR bits, such as MR5 bits A0-A3 and MR7 bit A3, have been developed for low power or frequency operation. Many of the low power features are optional therefore DRAM vendor datasheets should be consulted for features supported and frequency ranges supported for each feature.

A suggested frequency vs. features table is shown in Table 38 for reference only.

# [Table 56] Example of Frequency Modes

	Rai	nge	PLL mode	RD data clock	IO training	Termination	Low Freq. bit
	Min	Max	r LL IIIOUE	IND data clock	10 training	remination	Low Freq. bit
High Freq.	2Gbps	16Gbps	PLL off	CDR	Full training	Full	off
Medium Freq.	0.7Gbps	2Gbps	PLL off	RDQS	Full training	Full/Half	off/on
Low Freq.	0.4Gbps 0.7Gbps		PLL off	RDQS	No training (Static offset btw. DQ & WCK)	Half/off	on

# 7.13 RDQS Mode

For device operation at lower clock frequencies the device may be set into RDQS mode in which a READ DATA STROBE (RDQS) will be sent on the EDC signals along with the READ data. The controller will use the RDQS to latch the READ data.

RDQS mode is entered by setting the RDQS Mode bit OP9 in Mode Register 2 (MR2). When the bit is set, the device will asynchronously terminate any EDC hold pattern and drive a logic HIGH after t<sub>MOD</sub> at the latest. All features controlled by MR4 and the PRBS controlled by MR12 OP2 are ignored by RDQS mode.

READ commands are executed as in normal mode regarding command to data out delay and programmed READ latencies. A fixed clock-like pattern as shown in Figure 67 is driven on the EDC signals in phase (edge aligned) with the DQ. Prior to the first valid data element, this fixed clock-like pattern or READ preamble is driven for 1 tCK.

No CRC is calculated in RDQS mode, neither for READs nor for WRITEs. The CRC engine is effectively disabled, and the corresponding WRCRC and RDCRC Mode Register bits are ignored. The PLL/DLL may be on or off with RDQS mode, depending on system considerations and the PLL/DLL's minimum clock frequency.

There is no equivalent WDQS mode; WRITE commands to the device are not affected by RDQS mode.

RDQS mode is exited by resetting the RDQS Mode bit. In this case the device will asynchronously start driving the EDC hold pattern after t<sub>MOD</sub>.

The WCK2CK training should be performed prior to entering RDQS mode.




Figure 67. RDQS Mode Timings

## NOTE:

- 1) WCK\_t and CK are shown aligned (t<sub>WCK2CKPIN</sub>=0, t<sub>WCK2CK</sub>=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.
- 2) An ACTIVATE (ACT) command is required to be issued before the READ command, and t<sub>RCDRD</sub> must be met.
- 3)  $t_{WCK2DQO} = 0$  is shown for illustration purposes.

As an optional feature of RDQS mode, EDC1 and EDC3 can be treated as pseudo-differential to EDC0 and EDC2 respectively, by setting the EDC13Inv field, bit A11 in MR4, as shown in Table If the feature is not supported, then EDC13Inv is ignored.

# [Table 57] EDC pin behavior in RDQS mode including optional pseudo-differential RDQS

	MRS Set		READ	/RDTR	NOP (except RD/RDTR/ PDN/SRF)	POWER DOWN /SELF REFRESH
RDQS Mode	WCK2CK Training	EDC13 Invert	EDC02 Output	EDC13 Output	EDC0123 Output	EDC0123 Output
On	Off	Off	RDQS	RDQS	1111	High
311		On	RDQS	Inverted RDQS	1111	High



# 7.14 READ and WRITE Data Bus Inversion (DBI)

Data Bus Inversion (DBIdc) reduces the DC power consumption on data signals, as the number of DQ lines driving a LOW level can be limited to 4 within a byte. DBIdc is evaluated per byte.

There is one DBI\_n per byte: DBI0\_n is associated with DQ[7:0] and DBI1\_n with DQ[15:8].

DBI\_n are bidirectional active LOW double data rate (DDR) signals. For Writes, they are sampled by the device along with the DQ of the same byte. For Reads, they are driven by the device along with the DQ of the same byte.

Once enabled by the corresponding RDBI Mode Register bit, the device inverts read data and sets DBI\_n LOW, when the number of '0' data bits within a byte is greater than 4; otherwise the device does not invert the read data and sets DBI\_n HIGH, as shown in Figure 68.

Once enabled by the corresponding WDBI Mode Register bit, the device inverts write data received on the DQ inputs in case DBI\_n was sampled LOW, or leaves the data non-inverted in case DBI\_n was sampled HIGH, as shown in Figure 69.




Figure 68. Example of Data Bus Inversion Logic for READs




Figure 69. Example of Data Bus Inversion Logic for WRITEs

The flow diagram in Figure 70 illustrates the DBIdc operation. In any case, the transmitter (the controller for WRITEs, the GDDR6 SGRAM for READs) decides whether to invert or not invert the data conveyed on the DQs. The receiver (the GDDR6 SGRAM for WRITEs, the controller for READs) has to perform the reverse operation based on the level on DBI\_n. Data input and output timing parameters are only valid with DBI being enabled and a maximum of 4 data lines per byte driven LOW.




Figure 70. DBI Flow Diagram

# 7.14.1 DBI\_n Special Function Overview

The DBI\_n signal has special behavior compared to DQs because of the ability to enable and disable it via MRS. For either WRITE or READ DBI\_n training, both DBI READ and DBI WRITE in MRS must be enabled. The behavior of the DBI\_n signals in various mode register settings is summarized below:

If both DBI READ and DBI WRITE are enabled:

- DBI\_n drives DBI FIFO data with RDTR command
- DBI\_n FIFO accepts WRTR data with the WRTR command

If only DBI READ is enabled:

• DBI\_n drives ODT when not READ or RDTR

If only DBI WRITE is enabled:

• DBI\_n always drives ODT (unless RESET\_n)

If both DBI READ and DBI WRITE are disabled:

• DBI\_n drives ODT (unless RESET\_n)

# 7.15 Error Detection Code (EDC)

The GDDR6 SGRAM provides error detection on the data bus to improve system reliability. The device generates a checksum per byte lane for both READ and WRITE data and returns the checksum to the controller. GDDR6 supports 2 modes for the EDC with either a 16 bit checksum that runs at same rate as the data (Full data rate EDC) or an 8 bit checksum that runs at half the rate of the data (Half data rate EDC). Mode Register 2 OP8 selects between the 2 modes and is undefined at boot. The EDC rate register must be set during the initialization sequence after power up or after a reset.

The 16 bit checksum of the Full data rate EDC is calculated in two halves based on the 2 halves of the 16 bit burst. The first 8 bits of the checksum, CRC-L, are calculated on burst positions 0 thru 7 and the second half of the checksum, CRC-U, are calculated on burst positions 8 thru 15. The 8 bit checksum of the Half data rate EDC is calculated on the full 16bit burst using an XOR of the CRC-L and CRC-U as illustrated in Figure 71.

Based on the checksum, the controller can decide if the data (or the returned CRC) was transmitted in error and retry the READ or WRITE command. The device itself does not perform any error correction. The features of the EDC are:


- 8 bit checksum on 72 bits (9 bit lanes x 8 bit burst) x 2 for 16bit checksum (Full data rate EDC) or 8 bit checksum on 144 bits (9 bit lanes x 16 bit burst) for 8 bit checksum (Half data rate EDC)
- dedicated EDC transfer pin per 9 bit lanes (2x per channel)
- · asymmetrical latencies on EDC transfer for READs and WRITEs


The 8 bit polynomial is 0x83, or X^8+X^2+X^1+1. The starting seed value is set in hardware at "zero". Table 58 shows the error detection rate for a variety of error types. All error rates are calculated over the entire BL16 of data.

## [Table 58] Error Correction Details


Error Type	Detection Rate Full data rate	Detection Rate Half data rate
Random Single Bit	100%	100%
Random Double Bit	100%	100%
Random Triple Bit	100%	99.6%
Random Quad Bit	99.9%	99.6%
Random Odd Count	100%	> 99.0%
Burst <= 8	100%	99.8%


# CRC Data Input DQ/DBI bit ordering





# Half data rate EDC bit ordering





**CRC Polynomial** 
$$X^8 + X^2 + X + 1 = 0 \times 83 = (X + 1)(X^7 + X^6 + X^5 + X^4 + X^3 + X^2 + 1)$$

Figure 71. EDC Calculation Matrix

The CRC calculation is embedded into the WRITE and READ data stream as shown in Figure 23:

- · for WRITEs, the CRC checksum is calculated on the DQ and DBI in input data before decoding with DBI
- · for READs, the CRC checksum is calculated on the DQ and DBI in output data after encoding with DBI

The bit ordering is optimized for errors in the time burst direction. Figure 71 shows the bit orientation on a byte lane basis. All '1s' are assumed for DBI\_n in the CRC calculation for WRITEs in case WDBI is disabled, and all '1s' are assumed for DBI\_n in the CRC calculation for READs in case RDBI is disabled.

The CRC calculation is also not affected by any data mask sent along with WDM, WDMA, WSM or WSMA commands.

The EDC latency is based on the READ latency for READ data and the WRITE latency for WRITE data. Table 59 shows the 2 timing parameters associated with the EDC scheme.

Mode Register 4 is used to determine the functionality of the EDC pin. OP[10:9] control the device's CRC calculation independently for READs and WRITEs. With EDC off, the calculated CRC pattern will be replaced by the EDC hold pattern defined in Mode Register 4 OP[3:0]. The EDC hold pattern rate is determined by EDC HR bit. See MODE REGISTERS section for more details.

# [Table 59] EDC Timing

Description	Parameter	Value	Units
EDC READ Latency	t <sub>EDCRL</sub>	RL + CRCRL	t <sub>CK</sub>
EDC WRITE Latency	t <sub>EDCWL</sub>	WL + CRCWL	t <sub>CK</sub>



# 7.15.1 EDC Pin Special Function Overview

The EDC pin is used for many different functions. The behavior of the EDC pin in various modes is summarized in Table 60.

## [Table 60] EDC Pin Behavior

Device Status	Condition	EDC Pin Status
	RESET_n = LOW	Hi-Z
Device Power-up	RESET_n = HIGH; no WCK clocks	HIGH
	RESET_n = HIGH; stable WCK clocks	EDC hold pattern (default = '1111')
WCK2CK Training	WCK is sampled HIGH	HIGH
WCRZCK Halling	WCK is sampled LOW	LOW
	EDCinv (MR4 OP11 = 0)	EDC hold pattern or PRBS
Idle	EDCinv (MR4 OP11 = 1)	EDC0: EDC hold pattern or PRBS EDC1: inverted EDC hold pattern or PRBS
WRITE Burst	WRCRC on (MR4 OP10 = 0)	CRC data
WINITE Buist	WRCRC off (MR4 OP10 = 1)	EDC hold pattern or PRBS
READ or RDTR burst	RDCRC on (MR4 OP9 = 0)	CRC data
NEAD OF NOTICE BUIST	RDCRC off (MR4 OP9 = 1)	EDC hold pattern or PRBS
LDFF	WRCRC + RDCRC both on or both off	EDC hold pattern or PRBS
WRTR burst	-	EDC hold pattern or PRBS
Power-Down	WCK enabled (MR5 OP1 = 0)	EDC hold pattern or PRBS
i owei-bowii	WCK disabled using MR5 OP1 = 1 (Optional)	HIGH
Self Refresh	-	HIGH
Vendor ID Mode	WCK is stable	EDC hold pattern or PRBS
All except reset	EDC Hi-Z (MR8 OP5 = 1)	Hi-Z
CA Training	CADT on (MR15 OP3 =1 or OP2 = 1)	CA data

<sup>1)</sup> The PRBS feature is optional and set with MR12 OP[3:2].
2) The EDC hold pattern related register bits MR2 OP11, MR4 OP11 and MR4 OP[3:0] are allowed but not required to influence the bit stream when PRBS is enabled. The vendor's datasheet should be consulted for details.

# 7.15.2 CRC Polynomial Logic for Full data rate and Half data rate EDC

Below is an implementation of the 72 bit parallel CRC calculation based on the given polynomial: X^8+X^2+X^1+1. The indicates of reg D correspond to the positions in Figure 71.

```
function [7:0] CRC 72TO8;
input [71:0] D;
input
                                 EDC mode;
reg [7:0] CRC;
begin
       CRC[0] = D[69] ^ D[68] ^ D[67] ^ D[66] ^ D[64] ^ D[63] ^ D[60] ^ D[56] ^ D[54] ^ D[53] ^ D[52] ^ D[50] ^ D[49] ^
      D[48] ^ D[45] ^ D[43] ^ D[40] ^ D[39] ^ D[35] ^ D[34] ^ D[31] ^ D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^ D[16] ^ D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0];

CRC[1] = D[70] ^ D[66] ^ D[65] ^ D[63] ^ D[61] ^ D[60] ^ D[57] ^ D[56] ^ D[55] ^ D[52] ^ D[51] ^ D[48] ^ D[46] ^
                           D[45] ^ D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[32] ^ D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[22] ^ D[23] ^ D[23] ^ D[24] ^ D[25] ^ D[25] ^ D[26] ^ D[26] ^ D[16] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^ D[12] ^ D[9] ^ D[6] ^ D[1] ^
                            D[0];
       CRC[2] = D[71] ^ D[69] ^ D[68] ^ D[63] ^ D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^
      CRC[2] = D[71] ^ D[69] ^ D[68] ^ D[63] ^ D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^ D[44] ^ D[43] ^ D[42] ^ D[39] ^ D[37] ^ D[34] ^ D[33] ^ D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^ D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[6] ^ D[2] ^ D[1] ^ D[0];

CRC[3] = D[70] ^ D[69] ^ D[64] ^ D[63] ^ D[62] ^ D[61] ^ D[59] ^ D[58] ^ D[55] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^ D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^ D[13] ^ D[13] ^ D[63] ^ D[63] ^ D[62] ^ D[69] ^ D[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[
      CRC[4] = D[71] ^ D[70] ^ D[65] ^ D[64] ^ D[63] ^ D[62] ^ D[60] ^ D[59] ^ D[50] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^ D[46] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ^ D[31] ^ D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^ D[15] ^ D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2];

CRC[5] = D[71] ^ D[66] ^ D[65] ^ D[64] ^ D[63] ^ D[61] ^ D[60] ^ D[57] ^ D[53] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^ D[45] ^ D[42] ^ D[40] ^ D[37] ^ D[36] ^ D[32] ^ D[31] ^ D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^ D[15] ^ D[61] ^ D[65] ^ D[64] ^ D[62] ^ D[61] ^ D[58] ^ D[54] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[48] ^ 
                           D[46] ^ D[43] ^ D[41] ^ D[38] ^ D[37] ^ D[33] ^ D[32] ^ D[29] ^ D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^ D[14] ^ D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4];
       if(EDC_mode === 1'b0) // full data rate
             CRC[7] = D[68] ^ D[67] ^ D[66] ^ D[65] ^ D[63] ^ D[62] ^ D[59] ^ D[55] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^ D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^ D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];
       if(EDC mode === 1'b1) // half data rate
             CRC[7] = D[71] ^ D[70] ^ D[69] ^ D[64] ^ D[61] ^ D[60] ^ D[58] ^ D[57] ^ D[56] ^ D[54] ^ D[50] ^ D[46] ^ D[45] ^ D[43] ^ D[41] ^ D[40] ^ D[37] ^ D[36] ^ D[35] ^ D[32] ^ D[31] ^ D[28] ^ D[26] ^ D[25] ^ D[24] ^ D[23] ^
                                   D[21] ^ D[19] ^ D[16] ^ D[14] ^ D[12] ^ D[10] ^ D[9] ^ D[8] ^ D[4] ^ D[3] ^ D[2] ^ D[1] ^ D[0];
       CRC_72TO8 = CRC;
       end
endfunction
function [15:0] CRC_GDDR6_FULL;
input [143:0] D;
                           [7:0] CRC_L, CRC_U;
reg
begin
      CRC_U = CRC_72TO8(D[143:72],1'b0);
CRC_L = CRC_72TO8(D[71:0], 1'b0);
       CRC_GDDR6_FULL = {CRC_U, CRC_L};
end
endfunction
function [7:0] CRC_GDDR6_HALF;
input [143:0] D;
                        [7:0] CRC L, CRC U;
rea
begin
      CRC_U = CRC_72TO8(D[143:72],1'b1);
CRC_L = CRC_72TO8(D[71:0], 1'b0);
       CRC_GDDR6_HALF = {CRC_U ^ CRC_L};
end
endfunction
```

# **GDDR6 SGRAM**

# 7.16 Precharge

The PRECHARGE command (see Figure 72) is a single cycle command used to deactivate the open row in a particular bank (PREpb) or the open row in all banks (PREab). The bank(s) will be available for a subsequent row access a specified time (t<sub>RP</sub>) after the PRECHARGE command is issued as illustrated in Figure 40.

Input CA4 (falling edge of CK) determines whether one or all banks are to be precharged. In case where only one bank is to be precharged, inputs BA[3:0] select the bank. Otherwise BA[3:0] are treated as "Don't Care".

Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE command being issued. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging. Sequences of PRECHARGE commands must be spaced by at least tppn.

# PRECHARGE CKE\_n LOW CA8 CA10, CA3 CA[2:0] DON'T CARE BA = Bank Address (for PREpb only and V for PREab) V = Valid (H or L, but not floating) PREpb = Precharge (per bank); PREab = Precharge all banks

Figure 72. PRECHARGE command

# 7.17 Auto Precharge


Auto Precharge is a feature which performs the same individual bank precharge function as described above, but without requiring an explicit command. This is accomplished by using CA4 (falling edge of CK = HIGH), to enable Auto Precharge in conjunction with a specific READ or WRITE command. A precharge of the bank / row that is addressed with the READ or WRITE command is automatically performed once the applicable timings t<sub>WR</sub>, t<sub>RAS</sub> and trip have been met as described in the WRITE and READ sections and in Table 71. Auto Precharge is non persistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto Precharge ensures that a precharge is initiated at the earliest valid stage after the WRITE or READ command. The user must not issue another command to the same bank until the precharge time (t<sub>RP</sub>) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the OPERATION section of this specification.

# 7.18 REFRESH and PER-BANK / PER-2-BANK REFRESH

The (all-bank) REFRESH (REFab) and the PER-BANK REFRESH (REFpb) / PER-2-BANK REFRESH (REFp2b) commands are used during normal operation. The commands are non persistent, so they must be issued each time a refresh is required. REFab and REFpb / REFp2b commands are distinguished by the level of the CA4 input (falling edge of CK) of the REFRESH command. REFpb and REFp2b are selected by MR8 OP7.

# **REFRESH**



BA = Bank Address (for REFpb / REFp2b only and V for REFab)
V = Valid (H or L, but not floating)

REFpb = Per-bank refresh; REFab = Refresh all banks REFp2b = Per-2-bank refresh

Figure 73. REFRESH Command

DON'T CARE

### 7.18.1 REFRESH (REFab) Command

A minimum time t<sub>RFCab</sub> is required between two REFab commands. The same rule applies to any access command after the refresh operation. All banks must be precharged prior to the REFab command.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a REFab command. The device requires REFab cycles at an average periodic interval of t<sub>REFI</sub>(max). The values of t<sub>REFI</sub> for different densities are listed in Table 17.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided.

A maximum of 8 REFab commands can be postponed during operation of the device, meaning that at no point in time more than a total of 8 REFab commands are allowed to be postponed. In case that 8 REFab commands are postponed in a row, the resulting maximum interval between the surrounding REFab commands is limited to 9 × tREFI (see Figure 75). A maximum of 8 additional REFab commands can be issued in advance ("pulled in"), with each one reducing the number of regular REFab commands required later by one. Note that pulling in more than 8 REFab commands in advance does not further reduce the number of regular REFab commands required later, so that the resulting maximum interval between two surrounding REFab commands is limited to 9 × tREFI (see Figure 76). At any given time, a maximum of 9 REFab commands can be issued within tREFI.

During REFab, and when OP2 in MR5 is set to '0', WRTR, RDTR, and LDFF commands are allowed at time t<sub>REFTR</sub> after the REFab command, which enable (incremental) data training to occur in parallel with the internal refresh operation and thus without loss of performance on the interface as illustrated in Figure 74A. See READ Training and WRITE Training for details. Additionally, when OP2 in MR5 is set to 0, MRS commands to MR3 OP[7:6] to readout the temperature of the device are allowed as illustrated in Figure 74B. The ability to support temperature readout while MR5 OP2=0 is vendor specific, therefore, vendor datasheets should be consulted. MRS commands during tRFCab that make change to any register other than MR3 OP[7:6] may result in undefined operation.

As impedance updates from the auto-calibration engine may occur with any REFab command, it is safe to only issue NOP commands during  $t_{KO}$  period to prevent false command, address or data latching resulting from impedance updates.




Figure 74. REFab Timings




Figure 75. Postponing REFab Commands (Example)




Figure 76. Pulling-In REFab Commands (Example)

# 7.18.2 PER-BANK REFRESH (REFpb) and PER-2-BANK REFRESH (REFp2b) Commands

The REFpb / REFp2b command provides an alternative for the refresh of the device. The REFpb command initiates a refresh cycle on a single bank selected by BA[3:0] while accesses to other banks including writes and reads are not affected. The REFp2b command initiates a refresh cycle on a bank selected by BA[3:0] and it's paired bank while accesses to other banks including writes and reads are not affected. Banks for refresh can be selected by MR12 OP1 which determines paired banks by "Don't Care" MSB or LSB. The bank pairing for LSB is shown in Table 62 and for the optional MSB is shown in Table 63. For devices that support both LSB and MSB, MR12 OP1 allows the desired mode to be programmed.


A minimum time  $t_{RRD}$  is required between an ACTIVATE command and a REFpb / REFp2b command to a different bank. A minimum time  $t_{RREFD}$  is required between any two REFpb / REFp2b commands (see below for an exception requiring  $t_{RFCpb}$ ), and between a REFpb / REFp2b command and an ACTIVATE command to a different bank. A minimum time  $t_{RFCpb}$  is required between a REFpb / REFp2b command and an access command to the same bank that follows. The selected bank must be precharged prior to the REFpb / REFp2b command. The row address is generated by an internal counter. This makes the row address bits "Don't Care" during a REFpb / REFp2b command.

A REFpb / REFp2b command can be issued in any order. After all 16 banks have been refreshed using the REFpb / REFp2b command, and after waiting for at least t<sub>RFCpb</sub>, the internal refresh counter is incremented and the controller can issue another set of REFpb / REFp2b commands in the same or a different order. However, it is illegal to send another REFpb / REFp2b command to a bank unless all 16 banks have been refreshed using the REFpb / REFp2b command. The controller must track the banks being refreshed by the REFpb / REFp2b command.

The bank count is synchronized between the controller and the device by resetting the bank count to zero. Synchronization occurs upon exit from reset state or by issuing a REFab or SELF REFRESH ENTRY command. Both commands may be issued at any time even if a preceding sequence of REFpb / REFp2b commands has not completed cycling through all 16 banks. The internal refresh counter is not incremented in case of such incomplete cycling. It is pointed out that multiple occurrences of synchronization events without refresh counter increment may result in an insufficient refresh of the memory array; it is suggested to issue additional REFab commands in that case.

The average rate of REFpb commands  $t_{REFlpb}$  is given by  $t_{REFl}$  / 16 when MR8 OP7 = 0. The average rate of REFp2b commands  $t_{REFlpb}$  is given by  $t_{REFl}$  / 8 when MR8 OP7=1.

REFab commands must also be issued during normal operation at a minimum rate of t<sub>ABREF</sub> = 1ms to allow impedance updates from the auto-calibration engine to occur.



BA = Bank Address

REFpb can be either REFpb or REFp2b depending on MR8 OP7

Figure 77. REFpb / REFp2b Timings




Figure 78. Sets of REFpb Commands

The example in Table 61 shows two full sets of REFpb commands with the bank counter reset to zero and the refresh counter incremented after 16 REFpb commands each. The 3rd set to REFpb commands is interrupted by the REFab command which resets the bank counter to 0 and performs refreshes to all banks indicated by the refresh counter.

[Table 61] Refresh Counter Increments - REFpb

REFRESH COUNT	BANK COUNTER	REFRESH BANK	BA[3:0]	COMMAND	SUB-CNT	CNT
	To 0	nmand	0	0		
	0 to 1	0	0000	REFpb	1	1
	1 to 2	1	0001	REFpb	2	2
	2 to 3	2	0010	REFpb	3	3
n	3 to 4	3	0011	REFpb	4	4
	14 to 15	14	1110	REFpb	15	15
	15 to 0	15	1111	REFpb	16	16
	0 to 1	4	0100	REFpb	1	17
	1 to 2	7	0111	REFpb	2	18
	2 to 3	11	1011	REFpb	3	19
n + 1	3 to 4	6	0110	REFpb	4	20
	14 to 15	12	1100	REFpb	15	31
	15 to 0	1	0001	REFpb	16	32
	0 to 1	2	0010	REFpb	1	33
n + 2	1 to 2	9	1001	REFpb	2	34
	2 to 3	0	0000	REFpb	3	35
n + 2	To 0	all	٧	REFab	0	36
n + 3	0 to 1	10	1010	REFpb	1	37
11 + 3	1 to 2	5	0101	REFpb	2	38




Figure 79. Sets of REFp2b Commands

The examples in Table 62 and Table 63 show two full sets of REFp2b commands with the bank counter reset to zero and the refresh counter incremented after 8 REFp2b commands each. The 3rd set to REFp2b commands is interrupted by the REFab command which resets the bank counter to 0 and performs refreshes to all banks indicated by the refresh counter. The 3rd set also shows the requirement that a set must either be complete or a REFab to reset the bank counter back to 0 before any change to MR8 OP7. The 4th set uses REFpb.

### [Table 62] Refresh Counter Increments - REFp2b (LSB)

CNT	SUB-CNT	COMMAND	BA[3:0]	REFRESH BANKS	BANK COUNTER	REFRESH COUNT	
0	0	Reset, REFab or SRE com 1 a	mand followed b nd MR12 OP1 =	y MRS to set MR8 OP7 = 0	To 0		
1	1	REFp2b	0000	0, 1	0 to 1		
2	2	REFp2b	0010	2, 3	1 to 2		
3	3	REFp2b	0100	4, 5	2 to 3		
4	4	REFp2b	0110	6, 7	3 to 4		
5	5	REFp2b	1000	8, 9	4 to 5	– n	
6	6	REFp2b	1010	10, 11	5 to 6		
7	7	REFp2b	1100	12, 13	6 to 7		
8	8	REFp2b	1110	14, 15	7 to 0		
9	1	REFp2b	0100	4, 5	0 to 1		
10	2	REFp2b	0111	7, 6	1 to 2		
11	3	REFp2b	1011	11, 10	2 to 3		
12	4	REFp2b	1001	9, 8	3 to 4	n + 1	
15	7	REFp2b	1100	12, 13	6 to 7		
16	8	REFp2b	1111	15, 14	7 to 0		
17	1	REFp2b	0010	2, 3	0 to 1		
18	2	REFp2b	1001	9, 8	1 to 2	n + 2	
19	3	REFp2b	0000	0, 1	2 to 3		
20	0	REFab	V	all	To 0	n + 2	
21	0	MRS (MR8 OP7 = 0)	V	-	0	n + 2	
22	1	REFpb	1010	10	0 to 1		
23	2	REFpb	0101	5	1 to 2	n + 3	

[Table 63] Refresh Counter Increments - REFp2b (MSB)

CNT	SUB-CNT	COMMAND	BA[3:0]	REFRESH BANKS	BANK COUNTER	REFRESH COUNTE	
0	0	Reset, REFab or SRE comman	mand followed by d MR12 OP1 = 1	MRS to set MR8 OP7=1	To 0		
1	1	REFp2b	0000	0, 8	0 to 1		
2	2	REFp2b	0001	1, 9	1 to 2		
3	3	REFp2b	0010	2, 10	2 to 3		
4	4	REFp2b	0011	3, 11	3 to 4		
5	5	REFp2b	0100	4, 12	4 to 5	n	
6	6	REFp2b	0101	5 13	5 to 6		
7	7	REFp2b	0110	6, 14	6 to 7		
8	8	REFp2b	0111	7, 15	7 to 0		
9	1	REFp2b	0100	4, 12	0 to 1		
10	2	REFp2b	0111	7, 15	1 to 2	1	
11	3	REFp2b	1011	11, 3	2 to 3		
12	4	REFp2b	1001	9, 1	3 to 4	n + 1	
		1		1			
15	7	REFp2b	1100	12, 4	6 to 7		
16	8	REFp2b	1110	14, 6	7 to 0		
17	1	REFp2b	0010	2, 10	0 to 1		
18	2	REFp2b	1001	9, 1	1 to 2	n + 2	
19	3	REFp2b	0000	0, 8	2 to 3	1	
20	0	REFab	V	all	To 0	n + 2	
21	0	MRS (MR8 OP7 = 0)	V	-	0	n + 2	
22	1	REFpb	1010	10	0 to 1	2	
23	2	REFpb	0101	5	1 to 2	n + 3	

### [Table 64] REFab and REFp2b Command Scheduling Requirements

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Notes
	REFab or SELF REFRESH ENTRY	t <sub>RFCab</sub>	
REFab	REFpb / REFp2b (any bank)	t <sub>RFCab</sub>	
	ACTIVATE (any bank)	t <sub>RFCab</sub>	
	REFab or SELF REFRESH ENTRY	t <sub>RFCpb</sub>	
	REFpb / REFp2b (other bank)	<sup>t</sup> RREFD or <sup>t</sup> RFCpb	2
REFpb / REFp2b	REFpb / REFp2b (same bank)	t <sub>RFCpb</sub>	1
	ACTIVATE (other bank)	t <sub>RREFD</sub>	
	ACTIVATE (same bank)	t <sub>RFCpb</sub>	
	REFab or SELF REFRESH ENTRY	t <sub>RC</sub>	3
ACTIVATE	REFpb / REFp2b (other bank)	t <sub>RRD</sub>	4
	REFpb / REFp2b (same bank)	t <sub>RC</sub>	3

<sup>1)</sup> Back-to-back REFpb / REFp2b commands to the same bank are only allowed when the first REFpb / REFp2b command completes a set of 16 per-bank / 8 per-2-bank refresh operations and the second REFpb / REFp2b command initiates the next set of 16 per-bank / 8 per-2-bank refresh operations.

<sup>2)</sup> Use t<sub>RFCpb</sub> when the first REFpb/ REFp2b command completes a set of 16 per-bank / 8 per-2-bank refresh operations and the second REFpb / REFp2b command initiates the next set of refresh operations. Use t<sub>RREFD</sub> in all other cases.

3) A bank must be in the idle state with t<sub>RP</sub> satisfied before it is refreshed.

<sup>4)</sup> t<sub>FAW</sub> parameters must be observed as well.

# **GDDR6 SGRAM**

## 7.19 Self Refresh

Self Refresh can be used to retain data in the device, even if the rest of the system is powered down. Self Refresh can also be used to retain data in only one channel while the other channel is in normal operation. The full power savings can only be achieved when both channels are in Self Refresh. When in the Self Refresh mode, the device retains data without external clocking. The SELF REFRESH ENTRY command (see Figure 80) is initiated like a REFRESH command except that CKE in is pulled HIGH.

SELF REFRESH ENTRY is only allowed when all banks are precharged with t<sub>RP</sub> satisfied, and when the last data element or CRC data element from a preceding READ or WRITE command has been pushed out (t<sub>RDSRE</sub> or t<sub>WRSRE</sub>). NOP commands are required until t<sub>CKSRE</sub> is met after the entering Self Refresh. The PLL/DLL is automatically disabled upon entering Self Refresh and is automatically enabled and reset upon exiting Self Refresh. If the device enters Self Refresh with the PLL/DLL disabled, it will exit Self Refresh with the PLL/DLL disabled.

Once the SELF REFRESH ENTRY command is registered, CKE\_n must be held HIGH to keep the device in Self Refresh mode. When the device has entered the Self Refresh mode, all external control signals, except CKE\_n and RESET\_n are "Don't care". For proper Self Refresh operation, all power supply (V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>PP</sub>) and V<sub>REFC</sub> must be at valid levels. The device initiates a minimum of one internal refresh within t<sub>CKESR</sub> period once it enters Self Refresh mode. The CA, data and WCK inputs are in ODT state, and the EDC signals drive a HIGH.

The CK clock is internally disabled during Self Refresh operation to save power, only if both channels are in the Self Refresh state. The WCK clock(s) are also internally disabled during SRF on each channel independently. The user may change the external clock frequency or halt the external CK clock  $t_{CKSRE}$  after SELF REFRESH ENTRY is registered on both channels as shown in Figure 81. Likewise, the host may halt the external WCK clock(s) in a channel  $t_{CKSRE}$  after SELF REFRESH ENTRY is registered on that channel. The minimum time that the channel or device must remain in Self Refresh mode is  $t_{CKFSR}$ .

The procedure for exiting Self Refresh requires a sequence of events. First, the CK clocks must be stable t<sub>CKSRX</sub> prior to CKE\_n going back LOW. WCK clocks could be on or off at SELF REFRESH EXIT depending on the preferred method for resetting the WCK divider in WCK2CK training, which is required upon SELF REFRESH EXIT. For frequency supported by each method, the vendor datasheet should be consulted. A delay of at least t<sub>XS</sub> must be satisfied before a valid command can be issued to the device to allow for completion of any internal refresh in progress.

During Self Refresh the on-die termination (ODT) and driver will not be auto-calibrated. Recalibration may be automatically performed within tXS after self refresh exit and if not the recalibration will take place on the next REFab command. During this period, commands other than NOP shall be issued with caution, depending on anticipated or measured voltage and temperature changes. No recalibration is performed when calibration update has been set to off in MR1 OP6.

 $Upon\ exit\ from\ Self\ Refresh,\ the\ device\ can\ be\ put\ back\ into\ Self\ Refresh\ mode\ after\ waiting\ at\ least\ t_{XS}\ period\ and\ issuing\ one\ extra\ REFab\ command.$ 

# SELF REFRESH





Figure 80. SELF REFRESH Entry Command

### [Table 65] Pin States During Self Refresh

Pin	State
EDC	HIGH
DQ/DBI_n	ODT
CA, CABI_n	ODT
CKE_n	ODT (Driven HIGH by Controller)
WCK_t/WCK_c	ODT
CK_t/CK_c	ODT


### A. SRE and SRX with only WCK clock stop



### NOTE:

1) Stopping the CK clock is only allowed if both channels are put in Self Refresh or Hibernate Self Refresh mode.

### B. SRX with WCK clock stop and Phase Search



### C. SRX without WCK clock stop




Figure 81. Self Refresh Entry and Exit

# 7.20 Partial Array Self Refresh (PASR)

The GDDR6 SGRAM can be programmed to exclude parts of the memory array from refresh when the channel is held in Self Refresh mode. OP[11:0] in MR11 are associated with the Partial Array Self Refresh (PASR) feature.

# 7.20.1 PASR Bank Masking

Two banks can individually be configured to be excluded from refresh in Self Refresh mode by programming the bank mask bit(s) in MR11 OP[7:0]. The banks are excluded from refresh when the corresponding 2-bank mask bit is set to "1". When a 2-bank mask bit is set to "0", a refresh to the banks is determined by the status of the row segment mask bits as described below.

## 7.20.2 PASR Row Segment Masking

The row address space of a channel is virtually divided into 4 row segments along the two MSB row address bits. Each row segment can individually be configured to be excluded from refresh in Self Refresh mode by programming the row segment mask bit(s) in MR11 OP[11:8]. An entire row segment across all 16 banks is excluded from refresh when the corresponding row segment mask bit is set to "1". When a row segment mask bit is set to "0", a refresh to the row segment in each group of 2 banks is determined by the status of the corresponding 2-bank mask bits as described above.

An example of using the PASR bank and row segment masking is shown in Table 66.

### [Table 66] Example of PASR 2-Bank and Row Segment Masking in Self Refresh Mode

	Row Segment Mask MR11 OP[11:8]	Banks [15:14]	Banks [13:12]	Banks [11:10]	Banks [9:8]	Banks [7:6]	Banks [5:4]	Banks [3:2]	Banks [1:0]
2-Bank Mask MR11 OP[7:0]		0	0	0	0	0	1	0	0
Row Segment 0	0						M		
Row Segment 1	0						M		
Row Segment 2	1	M	М	М	М	M	M	М	M
Row Segment 3	0						M		
	<del>-</del>								

### NOTE :



<sup>1)</sup> Refresh operation to bank 4 and 5 as well as to row segment 2 in all banks is masked.

# 7.21 Hibernate Self Refresh

Hibernate Self Refresh is a special mode that provides the same data retention as in the regular Self Refresh mode, but allows the channel to disable additional circuits to achieve an even lower power consumption at the expense of a significantly extended period to return to normal operation. The full power savings can only be achieved when both channels are in Hibernate Self Refresh.

MR7 OP1 is associated with Hibernate Self Refresh. The bit is self-clearing, meaning that an MRS command must set this bit any time the device shall enter Hibernate Self Refresh using the SELF REFRESH ENTRY command.

After the SELF REFRESH ENTRY command is registered, CKE in must be held HIGH to keep the channel in Hibernate Self Refresh mode. Exiting this mode requires a sequence of events as shown in Figure 82: at first CKE\_n must be pulled LOW and again pulled HIGH after tXHP has elapsed. The channel is now in regular Self Refresh mode, and must be held in this mode for at least t<sub>XSH</sub> period, to retain data during the extended exit time from Hibernate Self Refresh mode. After t<sub>XSH</sub> period the sequence for SELF REFRESH EXIT shall be followed to return to normal operation.




Figure 82. Hibernate Self Refresh

1) Stopping the CK clock is only allowed if both channels are put in Self Refresh or Hibernate Self Refresh mode. 2) Minimum CKE\_n pulse width must satisfy tCKE.

# 7.22 Hibernate Self Refresh With V<sub>DDO</sub> Off

To further reduce the power consumption in self refresh mode, GDDR6 SGRAMs optionally allows to completely power off V<sub>DDQ</sub> when the device is held in hibernate self refresh. The V<sub>DDQ</sub> Off Mode Register bit MR12 OP0 is associated with this function; the bit is self-clearing, meaning that an MRS command must set this bit any time the device shall power off V<sub>DDQ</sub>. The device indicates the support of this feature in the Vendor ID, bit 15 of ID1.

The following sequence is required to enter and exit this mode:

- 1) Issue MRS command(s) on both channels to set the  $V_{DDQ}$  Off and Hibernate SRF bits and wait for  $t_{MOD}$ .
- 2) Issue a SELF REFRESH ENTRY command followed by NOPs for  $t_{CPDED}$ . After  $t_{CPDED}$  the device is held in hibernate self refresh regardless of the level of the CKE n signal.
- 3) After meeting  $t_{VOFF}$  timing it is safe to power off  $V_{DDQ}$ . The voltage level at all device inputs except RESET\_n has to be kept at or below  $V_{DDQ}$  at all times of the V<sub>DDQ</sub> power off and on transitions. The RESET\_n input must be pulled HIGH to prevent an unwanted chip reset. Maintain V<sub>DD</sub> and V<sub>PP</sub> at valid levels. Maintain V<sub>DDQ</sub> off (below 0.1 x V<sub>DD</sub>) for at least t<sub>VON</sub>.
- 4) For exiting this mode, apply power to V<sub>DDQ</sub>. The device will detect the V<sub>DDQ</sub> stable state when V<sub>DDQ</sub> reaches 0.9 x V<sub>DD</sub> and will subsequently return to (regular) Hibernate Self Refresh.
- 5) Drive CKE\_n to HIGH latest at time t<sub>CTEN</sub> after V<sub>DDQ</sub> is stable (>90% of V<sub>DD</sub>). The device will re-enable the CKE\_n receiver after t<sub>CTEN</sub> has elapsed. Maintain CKE\_n HIGH until t<sub>HEX</sub> has elapsed.
- 6) Hibernate self refresh can be exited a time t<sub>HEX</sub> after V<sub>DDQ</sub> is stable. Follow the procedure described above to exit hibernate self refresh and return to normal operation.




Figure 83. Hibernate Self Refresh with V<sub>DDQ</sub> Off Entry and Exit

NOTE:
1) Minimum CKE\_n pulse width must satisfy tCKE.

# **GDDR6 SGRAM**

### 7.23 Power-Down

GDDR6 SGRAMs requires CKE\_n to be LOW at all times an access is in progress: from the issuing of a READ or WRITE command until completion of the burst. For READs, a burst completion is defined as when the last data element including CRC has been transmitted on the DQ outputs, for WRITEs, a burst completion is defined as when the last data element has been written to the memory array and CRC data has been returned to the controller. CKE\_n is also required to be LOW for a time tactpool after an ACTIVATE command, for a time taken a REFRESH command, or for a time taken after a MODE REGISTER SET command.


Power-Down is entered when CKE\_n is registered HIGH. If POWER-DOWN occurs when all banks are idle, this mode is referred to as precharge Power-Down; if Power-Down occurs when there is a row active in any bank, this mode is referred to as active POWER-DOWN. Entering POWER-DOWN deactivates the input and output buffers, excluding CK\_t, CK\_c, WCK\_t, WCK\_c, RESET\_n, EDC signals and CKE\_n if LP2 bit (MR5 OP1) is set LOW. If LP2 bit is set to HIGH, WCK\_t, WCK\_c input buffers and EDC output buffer are additionally de-activated in POWER-DOWN.

For maximum power savings, the user has the option of disabling the PLL/DLL prior to entering POWER-DOWN. In that case, on exiting POWER-DOWN, WCK2CK training is required to set the internal synchronizers which will include the enabling of the PLL/DLL, PLL/DLL reset, and t<sub>LK</sub> clock cycles must occur before any READ or WRITE command can be issued.

While in power-down, CKE\_n HIGH, a stable CK and RESET\_n signals must be maintained at the device inputs if LP2 bit (MR5 OP1) is set to HIGH as shown in Figure 84A. If LP2 bit (MR5 OP1) is set to off, WCK signals must also be maintained in power-down and DRAM continuously drive the EDC hold pattern on the EDC balls as shown in Figure 84B. The Power-Down state is synchronously exited when CKE\_n is registered LOW (in conjunction with a NOP command). A valid executable command may be applied t<sub>XP</sub> cycles later. The power-down duration is specified by tPD and limited by the refresh requirements of the device.



### A) LP2 bit On (MR5 OP1 = 1)



### B) LP2 bit Off (MR5 OP1 = 0)




Figure 84. Power-Down Entry and Exit

### NOTE:

- 1) Minimum CKE\_n pulse width must satisfy t<sub>CKE</sub>.
  2) After issuing POWER-DOWN command, NOP commands are required for a minimum of t<sub>CPDED</sub> after POWER-DOWN entry.

## [Table 67] Pin States During Power-Down

Pin	LP2 on (MR5 OP1 = HIGH)	LP2 off (MR5 OP1 = LOW)
EDC	HIGH	'Hold'
DQ/DBI_n	ODT	ODT
CA	ODT	ODT
CKE_n	ODT (Driven HIGH by Controller)	ODT (Driven HIGH by Controller)
CK_t/CK_c	ODT	ODT
WCK_t/WCK_c	ODT (receiver off)	ODT (receiver active)

# 7.24 Command Truth Tables

[Table 68] Truth Table - CKE\_n

CKE	_n 2)					
Previous Cycle (n-1)	Current Cycle (n)	CURRENT STATE 3), 5)	COMMAND(n)	ACTION(n)	NOTES	
Н	Н	Power-Down	Х	Maintain Power-Down		
Н	Н	Self Refresh	Х	Maintain Self Refresh		
Н	L	Power-Down	NOP	Exit Power-Down		
Н	L	Self Refresh	NOP	Exit Self Refresh	6	
L	Н	All Banks Idle	NOP	Precharge Power-Down Entry		
L	Н	Bank(s) Active	NOP	Active Power-Down Entry		
L	Н	All Banks Idle	REFab	Self Refresh Entry		
L	L	See Table 69 and Table 70				

- NOTE:

  1) H = Logic HIGH Level; L = Logic LOW Level; X = Don't Care (command decoder disabled)

  2) CKE\_n(n) is the logic state of CKE\_n at clock edge n; CKE\_n(n-1) was the state of CKE\_n at the previous clock edge.

  3) Current state is the state of the device immediately prior to clock edge n.

  4) COMMAND(n) is the command registered at clock edge n, and ACTIONn is a result of COMMANDn.

  5) All states and sequences not shown are illegal or reserved.

  6) NOP commands should be issued on any clock edges occurring during the t<sub>XS</sub> period.

  A minimum of t<sub>LK</sub> is needed for the PLL/DLL to lock before applying a READ or WRITE command if the PLL/DLL was disabled.

#### [Table 69] Truth Table - Current State Bank n - Command To Bank n

CURRENT STATE	CA9 (Rising edge of CK)	CA9 (Falling edge of CK)	CA8 (Rising edge of CK)	CA8 (Falling edge of CK)	COMMAND/ACTION	NOTES
			Н	Н		
Any	Н	Н	Н	L	NO OPERATION (NOP/continue previous operation)	
			L	Н		
	L	V	V	V	ACTIVATE (select and activate row)	
Idle	Н	L	L	Н	REFRESH ALL / PER-2-BANK REFRESH	8
	Н	Н	L	L	MODE REGISTER SET	8
	Н	L	Н	Н	READ (select column and start READ burst)	10
Row Active	Н	L	Н	L	WRITE (select column and start WRITE burst) (WOM, WSM or WDM)	10
	Н	L	L	L	PRECHARGE (deactivate row in bank or banks)	9
	Н	L	Н	Н	READ (select column and start new READ burst)	10
Read (Auto Precharge Disabled)	Н	L	Н	L	WRITE (select column and start WRITE burst) (WOM, WSM or WDM)	10, 11
,	Н	L	L	L	PRECHARGE (only after the READ burst is complete	9
Write	Н	L	Н	Н	READ (select column and start READ burst)	10
(Auto Precharge Disabled) (WOM, WSM or	Н	L	Н	L	WRITE (select column and start new WRITE burst) (WOM, WSM or WDM)	10
` WDM)	Н	L	L	L	PRECHARGE (only after the WRITE burst is complete)	9

#### NOTE

- 1) H = Logic HIGH Level; L = Logic LOW Level; V = Valid signal (H or L, but not floating)
- 2) This table applies when CKE\_n(n-1) was LOW and CKE\_n(n) is LOW (see Table 68) and after t<sub>XS</sub> has been met (if the previous state was self refresh).
- 3) This table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
- 4) Current state definitions:
  - Idle: The bank has been precharged, and t<sub>RP</sub> has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled.

Write: A WRITE burst has been initiated, with auto precharge disabled.

- 5) The following states must not be interrupted by a command issued to the same bank. NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Table 69, and according to Table 70. The minimum delay from a READ or WRITE command with auto precharge enabled, to a command to the same bank is summarized in Table 71.
  - Precharging: Starts with registration of a PRECHARGE command and ends when t<sub>RP</sub> is met. Once t<sub>RP</sub> is met, the bank will be in the idle state.

Row Activating: Starts with registration of an ACTIVATE command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank will be in the "row active" state.

Read w/Auto-Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state. Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state.

- 6) The following states must not be interrupted by any executable command; NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of a REFab command and ends when t<sub>RFCab</sub> is met. Once t<sub>RFCab</sub> is met, the device will be in the all banks idle state. Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends when t<sub>MOD</sub> has been met. Once t<sub>MOD</sub> is met, the device will be in the all banks idle state. Precharging All: Starts with registration of a PREall command and ends when t<sub>RP</sub> is met. Once t<sub>RP</sub> is met, all banks will be in the idle state. READ or WRITE: Starts with the registration of the ACTIVATE command and ends with the last valid data nibble.
- 7) All states and sequences not shown are illegal or reserved.
- 8) Not bank-specific (REFab, MODE REGISTER SET) or bank specific (REFpb / REFp2b); requires that all banks (REFab, MODE REGISTER SET) or the current bank (REFpb / REFp2b) are idle, and bursts are not in progress.
- 9) May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 10) Reads or Writes listed in the Command/Action column include Reads or Writes with auto precharge enabled and Reads or Writes with auto precharge disabled.
- 11) A WRITE command may be applied after the completion of the READ burst.



### [Table 70] Truth Table - Current State Bank n - Command To Bank m

CURRENT STATE	CA9 (Rising edge of CK)	CA9(Falling edge of CK)	CA8 (Rising edge of CK)	CA8 (Falling edge of CK)	COMMAND/ACTION	NOTES
			Н	Н		
Any	Н	Н	Н	L	NO OPERATION (NOP/continue previous operation)	
			L	Н		
ldle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	
	L	V	V	V	ACTIVATE (select and activate row)	
Row Activating,	Н	L	Н	Н	READ (select column and start READ burst)	8
Active, or Precharging	Н	L	Н	L	WRITE (select column and start WRITE burst) (WOM, WSM or WDM)	8
	Н	L	L	L	PRECHARGE	
	L	V	V	V	ACTIVATE (select and activate row)	
Read	Н	L	Н	Н	READ (select column and start new READ burst)	8
(Auto Precharge Disabled)	Н	L	Н	L	WRITE (select column and start WRITE burst) (WOM, WSM or WDM)	8, 9
	Н	L	L	L	PRECHARGE	
	L	V	V	V	ACTIVATE (select and activate row)	
Write	Н	L	Н	Н	READ (select column and start READ burst)	8
(Auto Precharge Disabled)	Н	L	Н	L	WRITE (select column and start new WRITE burst) (WOM, WSM or WDM)	8
	Н	L	L	L	PRECHARGE	
	L	V	V	V	ACTIVATE (select and activate row)	
Read	Н	L	Н	Н	READ (select column and start new READ burst)	8
(With Auto Precharge)	Н	L	Н	L	WRITE (select column and start WRITE burst) (WOM, WSM or WDM)	8, 9
	Н	L	L	L	PRECHARGE	
	L	V	V	V	ACTIVATE (select and activate row)	
Write	Н	L	Н	Н	READ (select column and start READ burst)	8
(With Auto Precharge)	Н	L	Н	L	WRITE (select column and start new WRITE burst) (WOM, WSM or WDM)	8
	Н	L	L	L	PRECHARGE	

- 1) H = Logic HIGH Level; L = Logic LOW Level; V = Valid signal (H or L, but not floating)
  2) This table applies when CKE\_n(*n*-1) was LOW and CKE\_n(*n*) is LOW (see Table 68) and after t<sub>XS</sub> has been met (if the previous state was self refresh).
- 3) WRITE in this table refers to WOM/WOMA, WSM/WSMA and WDM/WDMA commands
- 4) This table describes alternate bank operation, except where noted (i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m, assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 5) Current state definitions:
  - Idle: The bank has been precharged, and t<sub>RP</sub> has been met.
  - Row Active: A row in the bank has been activated, t<sub>RCD</sub> has been met and no data bursts/accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated, with auto precharge disabled.
  - Write: A WRITE burst has been initiated, with auto precharge disabled.
- Read with Auto Precharge Enabled: See following text
  Write with Auto Precharge Enabled: See following text
  5a) The read with auto precharge enabled or write with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. For read with auto precharge, the precharge period is defined as if the same burst was executed with auto precharge disabled and then followed with the earliest possible PRE-CHARGE command that still accesses all of the data in the burst. For write with auto precharge, the precharge period begins when two pends, with two measured as if auto precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t<sub>RP</sub>) begins. During the precharge period of the read with auto precharge enabled or write with auto precharge enabled states, ACTIVATE, PRECHARGE, READ and WRITE commands to the other bank may be applied.
- In either case, all other related limitations apply (e.g., contention between read data and write data must be avoided).

  5b) The minimum delay from a READ or WRITE command with auto precharge enabled, to a command to a different bank is summarized in Table 71.
- 6) REFab and MODE REGISTER SET commands may only be issued when all banks are idle.
- 7) All states and sequences not shown are illegal or reserved.
- 8) READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 9) A WRITE command may be applied after the completion of the READ burst.



### [Table 71] Auto Precharge Enabled/Disabled and PREab / PREpb Timings

FROM COMMAND	TO COMMAND	Minimum Delay Between "FROM COMMAND" to "TO COMMAND" <sup>9)</sup>	UNIT	NOTES
	PREpb (same bank)	t <sub>RTP</sub>	t <sub>CK</sub>	5
READ	PREpb (different bank)	1	t <sub>CK</sub>	
	PREab	t <sub>RTP</sub>	t <sub>CK</sub>	5
	WRITE or WRITE w/ AP (any bank)	t <sub>RTW</sub>	ns	
	READ or READ w/ AP (any bank)	tccp	t <sub>CK</sub>	4
	PREab	t <sub>RTP</sub>	t <sub>CK</sub>	5
	PREpb (different bank)	1	t <sub>CK</sub>	
	ACTIVATE or REFpb / REFp2b (same bank)	$t_{RTP} + RU(t_{RP}/t_{CK})$	t <sub>CK</sub>	5, 6
READ w/ AP	WRITE or WRITE w/ AP (same bank)	Illegal		
	WRITE or WRITE w/ AP (different bank)	t <sub>RTW</sub>	ns	
	READ or READ w/ AP (same bank)	Illegal		
	READ or READ w/ AP (different bank)	tccd	t <sub>CK</sub>	4
	PREpb (same bank)	WLmrs + BL/8 + $RU(t_{WR}/t_{CK})$	t <sub>CK</sub>	1, 2, 6
	PREpb (different bank)	WOM = 1, WDM = 2, WSM = 3	t <sub>CK</sub>	
	PREab	WLmrs + BL/8 + $RU(t_{WR}/t_{CK})$	t <sub>CK</sub>	1, 2, 6
	WRITE or WRITE w/ AP (same bank, w/o Data Mask)	WOM/WDM = $t_{CCD}$ WSM = MAX [ $t_{CCD}$ , 3 * $t_{CK}$ ]	t <sub>CK</sub>	4, 8
WRITE (WOM, WDM, OR	WRITE or WRITE w/ AP (same bank, w Data Mask)	WOM/WDM = MAX [ $t_{CCD}$ , $t_{CCDMW}$ ] WSM = MAX [ $t_{CCD}$ , $t_{CCDWM}$ , 3 * $t_{CK}$ ]	t <sub>CK</sub>	4, 8
WSM)	WRITE or WRITE w/ AP (different bank)	WOM/WDM = $t_{CCD}$ WSM = MAX [ $t_{CCD}$ , 3 * $t_{CK}$ ]	t <sub>CK</sub>	4, 8
	READ w/ AP (same bank)	WLmrs + BL/8 + MAX [RU $(t_{WR}/t_{CK})$ - $t_{RTP}$ , RU $(t_{WTR}/t_{CK})$ ]	t <sub>CK</sub>	1, 2, 3, 5, 6
	READ (same bank)	WLmrs + BL/8 + $RU_{(t_{WTR}/t_{CK)}}$	t <sub>CK</sub>	1, 2, 3, 6
	READ or READ w/ AP (different bank)	WLmrs + BL/8 + $RU(t_{WTR}/t_{CK})$	t <sub>CK</sub>	1, 2, 3, 6
	PREab	WLmrs + BL/8 + $RU(t_{WR}/t_{CK})$	t <sub>CK</sub>	1, 2, 6
	PREpb (different bank)	WOM = 1, WDM = 2, WSM = 3	t <sub>CK</sub>	
	ACTIVATE or REFpb / REFp2b (same bank)	WLmrs + BL/8 + WR + $RU(t_{RP}/t_{CK})$	t <sub>CK</sub>	1, 2, 6
WRITE w/ AP	ACTIVATE or REFpb / REFp2b (different bank)	WOM = 1, WDM = 2, WSM = 3	t <sub>CK</sub>	
(WOMA, WDMA,	WRITE or WRITE w/ AP (same bank)	Illegal		
WSMA)	WRITE or WRITE w/ AP (different bank)	$WOM/WDM = t_{CCD}$ $WSM = MAX [t_{CCD}, 3 * t_{CK}]$	t <sub>CK</sub>	4, 8
	READ or READ w/ AP (same bank)	Illegal		
	READ or READ w/ AP (different bank)	WLmrs + BL/8 + $RU(t_{WTR}/t_{CK})$	t <sub>CK</sub>	1, 2, 3, 6
DDC	PREpb (any bank)	t <sub>PPD</sub>	t <sub>CK</sub>	
PREpb	PREab	t <sub>PPD</sub>	t <sub>CK</sub>	7
PREab	PREpb (any bank) or PREab	t <sub>PPD</sub>	t <sub>CK</sub>	7

- 1) BL = Burst length
  2) WLmrs = Write latency
  3) tWTR = tWTRS when Bank Groups disabled or WRITE and READ access different bank groups, otherwise tWTR = tWTRL
  4) tCCD = tCCDS when bank groups is disabled or the second WRITE or READ is to a different bank group, otherwise tCCD = tCCDL; tCCD and tCCDMW are effective for both PC mode and 2-channel operation.
- 5) tRTP = tRTPL when Bank Groups enabled and the PRECHARGE command accesses the same bank, otherwise tRTP = tRTPS
- 8) WOM / WDM / WSM in the "Minimum Delay between..." column refer to the "From Command".

  9) A command issued during the minimum delay time is illegal.



# 7.25 Clock Frequency Change Sequence

Step 1) Wait until all commands have finished, all banks are idle.

Step 2) If the new desired clock frequency is below the min frequency supported by PLL/DLL-on mode, turn the PLL/DLL off via an MRS command. Similarly, if the new desired clock frequency is above the maximum frequency supported by Low Frequency mode ( $f_{CKLF}(max)$ ), turn Low Frequency mode off via an MRS command. If the new desired clock frequency requires termination, enable the termination before switching to the new frequency if it is not already enabled.

- Step 3) Issue SELF REFRESH ENTRY command on both channels followed by NOP until t<sub>CPDFD</sub> is met.
- Step 4) Change the clock frequency and wait until clock is stabilized.
- Step 5) Exit Self Refresh and wait for txs.
- Step 6) Perform CA training if required.

Step 7) If the new clock frequency is within the PLL/DLL on range and the PLL/DLL on state is desired, enable the PLL/DLL via an MRS Command if it is not already enabled. Similarly, if the new clock frequency is within the Low Frequency mode range and the use of Low Frequency mode is desired, enable Low Frequency mode via an MRS command if it is not already enabled. If the new clock frequency does not require termination, it is now safe to disable termination.

- Step 8) Perform WCK2CK training. As defined in the WCK2CK training process, if the PLL/DLL is enabled, then complete steps 8a and 8b:
  - 8a) Reset the PLL/DLL by writing to the MRS register.
  - 8b) Wait t<sub>LK</sub> clock cycles before issuing any commands to the device.
- Step 9) Exit WCK2CK training.
- Step 10) Perform READ and WRITE training, if required.
- Step 11) Device is ready for normal operation after any necessary interface training.

NOTE: Either in Step 2 or Step 7 other Mode Register settings, for example, RLmrs, WLmrs, LP2, LP3 or RDQS mode, etc. that need to change, should be set for the new frequency before any training and the device is ready for normal operation. Otherwise proper operation cannot be guaranteed.



# 7.26 Dynamic Voltage Switching (DVS)

GDDR6 SGRAMs supporting multiple supply voltages allow the supply voltage to be changed during the course of normal operation using the Dynamic Voltage Switching (DVS) feature. By using DVS the device's power consumption can be reduced whenever only a fraction of the maximum available bandwidth is required by the current work load.


DVS requires the device to be properly placed into self refresh before the voltage is changed from the existing stable voltage,  $V_{\text{original}}$  to the new desired voltage  $V_{\text{new}}$ . The DVS procedure may also require changes to the VDD Range mode register using MR7 bits OP[9:8], depending on whether the feature is supported. The DRAM vendor's datasheet shall be consulted regarding the supported supply voltages for DVS, and any dependencies of AC timing parameters on the selected supply voltage.

Clock frequency changes can also take place after entering self refresh mode using the standard Clock Frequency Change procedure. A clock frequency change in conjunction with DVS is required if  $t_{CK}$  is less than  $t_{CK}$ min supported by  $V_{new}$ . In this case normal device operation including self refresh exit is not guaranteed without a frequency change.

Once self refresh is entered,  $t_{CKSRE}$  must be met before the supply voltage is allowed to transition from  $V_{original}$  to  $V_{new}$ . After  $V_{DD}$  and  $V_{DDQ}$  are stable at  $V_{new}$ ,  $t_{VS}$  must be met to allow for internal voltages in the device to stabilize before self refresh mode may be exited. During the voltage transition the voltage must not go below  $V_{min}$  of the lower voltage of either  $V_{original}$  or  $V_{new}$  in order to prevent false chip reset.  $V_{min}$  is the minimum voltage allowed by  $V_{DD}$  or  $V_{DDQ}$  in the DC operating conditions table.  $V_{REF}$  shall continue to track  $V_{DDQ}$ .

#### **DVS Procedure**

- Step 1) Complete all operations and precharge all banks.
- Step 2) Issue MRS commands on both channels to set VDD Range to proper values for V<sub>new</sub>. This step is only required when the VDD Range mode register field is supported by the device. The DRAM vendor's datasheet should be consulted to verify if the feature is supported.
- Step 3) Enter self refresh mode on both channels. Self refresh entry procedure must be met.
- Step 4) Wait required time  $t_{\text{CKSRE}}$  before changing voltage to  $V_{\text{new}}$ .
- Step 5) Change  $V_{DD}$  and  $V_{DDQ}$  to  $V_{new}$
- Step 6) Wait required time t<sub>VS</sub> for voltage stabilization.
- Step 7) Exit self refresh. The self refresh exit procedure must be met.
- Step 8) Issue MRS commands to adjust mode register settings as desired (e.g., latencies, PLL/DLL on/off, CRC on/off).
- Step 9) Perform any interface training as required.
- Step 10) Continue normal operation.



Self refresh exit requires WCK2CK training prior to any WRITE or READ operation At least one REFRESH command shall be issued after  $t_{XS}$  for output driver and termination impedance updates  $V_{\text{original}} > V_{\text{new}}$  shown as an example of a voltage change

Figure 85. DVS Sequence

# 7.27 Temperature Sensor


GDDR6 SGRAMs incorporate a temperature sensor with digital temperature readout function. This function allows the controller to monitor the die's junction temperature and use this information to make sure the device is operated within the specified temperature range or to adjust interface timings relative to temperature changes over time.

The temperature sensor is permanently enabled. The temperature readout uses the DRAM Info mode feature. The digital value is driven asynchronously on the DQ bus following the MRS command to Mode Register 3 (MR3) that sets bit OP7 to 1 and bit OP6 to 0. The temperature readout will be continuously driven until an MRS command sets both bits to 0. As an exception to the general conditions for issuing MRS commands, these MRS commands to enable and disable the temperature sensor readout may optionally be supported while an all-bank refresh is in progress. See Figure 74 in the REFRESH command section for details.

The device's junction temperature is linearly encoded as shown in Table 50 and Figure 101. DRAM vendors may restrict the readout to a subset of at least eight digital codes out of Table 50, corresponding to eight temperature thresholds. The sensor's accuracy is vendor specific.

[Table 72] Temperature Sensor Readout Pattern

Tomporatura [°C]	Decimal Temperature Readout	Binary Temperature Readout
Temperature [°C]	Decimal Temperature Readout	DQ[7:0]
-40	0	0000 0000
0	20	0001 0100
2	21	0001 0101
4	22	0001 0110
6	23	0001 0111
8	24	0001 1000
120	80	0101 0000
>120	80	0101 0000



## 7.28 DUTY CYCLE CORRECTOR (DCC)

As GDDR6 SGRAM can operate with the PLL/DLL off during normal operation, the use of an optional Duty Cycle Corrector (DCC) can correct for the duty cycle error of the WCK clocks, resulting in improved timing margins for all WCK related timings. The DCC can be enabled at any time prior to or during WCK related trainings, however, best results cannot be guaranteed unless duty cycle correction has been completed prior to finalizing the relevant training steps.

DCC operation is controlled by MR7 OP[11:10]. The duty cycle correction is started by setting bit OP10. The DCC must be held in this state for a minimum duration of  $t_{DCC}$ . During  $t_{DCC}$  all earlier commands must have completed and no new commands may be issued. After  $t_{DCC}$  is met, bit OP11 shall be set to terminate the duty cycle correction and hold the correction code. The DCC may be disabled at any time by resetting bits OP11 and OP10. WK2CK Training Sequence with DCC shows one example of DCC at the start of WCK2CK training. Table 73 shows the DCC timing parameter. When in the "hold" state, i.e. MR7 OP[11:10] is set to '11", the DCC correction code will be valid until either the device is taken out of the "hold" state by programming MR7 OP[11:10] to '00' or '01' or a reset of the device. The correction code is valid for all frequencies less than or equal to the WCK frequency at which the DCC correction code was determined. The optimal DCC correction is only guaranteed at the temperature and voltage at which the DCC code was determined.

### [Table 73] DCC Timings

Parameter	Symbol	Min	Max	Unit
Required time for duty cycle corrector	t <sub>DCC</sub>	-	-	t <sub>CK</sub> (or ns)

# 8. OPERATING CONDITIONS

# 8.1 Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### [Table 74] Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTES
Voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.3	+2.0	V	1
Voltage on V <sub>DDQ</sub> relative to V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	-0.3	+2.0	V	1
Voltage on V <sub>PP</sub> relative to V <sub>SS</sub>	V <sub>PP</sub>	-0.3	+2.3	V	2
Voltage on any signal relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.3	+2.0	V	
Storage temperature	T <sub>STG</sub>	-55	+125	°C	

### NOTE:

# 8.2 Pad Capacitances

### [Table 75] Silicon Pad Capacitance

PARAMETER 1)	SYMBOL	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance: DQs, DBI_n, EDC	DCio	-0.1	0.1	pF	2
Delta Input Capacitance: CA, CKE_n, CABI_n	DCi1	-0.1	0.1	pF	3
Delta Input Capacitance: CK_t, CK_c	DCi2	-0.1	0.1	pF	4
Delta Input Capacitance: WCK_t, WCK_c	DCi3	-0.1	0.1	pF	5
Input/Output Capacitance: DQs, DBI_n, EDC	Cio	0.5	1	pF	
Input Capacitance: CA, CKE_n, CABI_n	Ci1	0.5	1	pF	
Input Capacitance: CK_t, CK_c	Ci2	0.5	1	pF	
Input Capacitance: WCK_t, WCK_c	Ci3	0.5	1	pF	

#### NOTE:

- 2) DCio = Cio (Max) Cio (Min). 3) DCi1 = Ci1 (Max) Ci1 (Min).

- 4) DCi2 = Absolute value of C CK\_t C CK\_c.
  5) DCi3 = Absolute value of C WCK\_t C WCK\_c.

<sup>1)</sup> V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300 mV of each other at all times the device is powered-up, except when the device is in Hibernate Self Refresh with VDDQ Off state.

<sup>2)</sup>  $V_{PP}$  must be equal or greater than  $V_{DD}$  and  $V_{DDQ}$  at all times the device is powered-up.

<sup>1)</sup> This parameter is not subject to production test. It is verified by design and characterization. The silicon pad capacitance is validated by de-embedding the package L & C parasitics. The capacitance is measured with  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{SS}$ , applied with all other signals floating.

# 8.3 Package Electrical Specification

[Table 76] GDDR6 SGRAM Package Electrical Specifications

PARAMETER <sup>1), 2), 3)</sup>	SYMBOL	MIN	MAX	UNIT	NOTES
Input/Output package impedance: DQs, DBI_n, EDC	Z <sub>IO</sub>	44.0	49.1	Ω	
Input/Output package delay: DQs, DBI_n, EDC	Td <sub>IO</sub>	20.7	49.3	ps	
Input package impedance: CA, CABI_n, CKE_n	Z <sub>I1</sub>	49.7	57.6	Ω	
Input package delay: CA, CABI_n, CKE_n	Td <sub>l1</sub>	35.1	65.9	ps	
Input package impedance: CK_t, CK_c	Z <sub>l2</sub>	38.1	39.4	Ω	
Input package delay: CK_t, CK_c	Td <sub>l2</sub>	51.3	53.7	ps	
Delta input package impedance: CK_t, CK_c	DZ <sub>l2</sub>	0.6	-	Ω	4
Delta input package delay: CK_t, CK_c	DTd <sub>l2</sub>	1.4	-	ps	5
Input package impedance: WCK_t, WCK_c	Z <sub>I3</sub>	46.7	47.7	Ω	
Input package delay: WCK_t, WCK_c	Td <sub>l3</sub>	20.5	23.6	ps	
Delta input package impedance: WCK_t, WCK_c	DZ <sub>l3</sub>	0.8	0.4	Ω	6
Delta input package delay: WCK_t, WCK_c	DTd <sub>I3</sub>	3.1	3.1	ps	7

### NOTE:

$$Z_{pkg}$$
(total per pin) =  $\sqrt{L_{pkg}/C_{pkg}}$ 

3) Package only delay ( $Td_{pkg}$ ) is calculated based on  $L_{pkg}$  and  $C_{pkg}$  total for a given pin where.

$$Td_{pkg}(total per pin) = \sqrt{L_{pkg} * C_{pkg}}$$

- 4)  $DZ_{12}$  = Absolute value of  $Z_{12}$  CK\_t  $Z_{12}$  CK\_c. 5)  $DTd_{12}$  = Absolute value of  $Td_{12}$  CK\_t  $Td_{12}$  CK\_c.
- 6)  $DZ_{13}$  = Absolute value of  $Z_{13}$  WCK\_t  $Z_{13}$  WCK\_c.
- 7)  $DTd_{13}$  = Absolute value of  $Td_{13}$  WCK\_t  $Td_{13}$  WCK\_c.

<sup>1)</sup> This parameter is not subject to production test. It is verified by design and characterization. The package L & C parasitics are validated using package only samples. The capacitance is measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>SS</sub> shorted with all other signals floating. The inductance is measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>SS</sub> shorted and all other signal balls shorted at the die side ( $Z_{pkg}$ ) is calculated based on the  $Z_{pkg}$  and  $Z_{pkg}$  total for a given pin where

# 8.4 Package Thermal Characteristics

### [Table 77] Thermal Characteristics

Parameter	Description	Value 7)	Units	Notes
Theta_JA	Thermal resistance junction to ambient	25.9	°C/W	1,2,3,5
TJ_MAX	Maximum operating junction temperature	86.1	°C	4
TC_MAX	Maximum operating case temperature	85	°C	4
Theta_JC	Thermal resistance from junction to case	1.7	°C/W	1,6
Theta_JB	Thermal resistance junction to board	5.2	°C/W	1,2,6

#### NOTE:

- 1) Measurement procedures for each parameter must follow standard procedures defined in the current JEDEC JESD-51 standard.
- 2) Theta\_JA and Theta\_JB must be measured with the high effective thermal conductivity test board defined in JESD51-7
- 3) Airflow information must be documented for Theta\_JA.
- 4) TJ\_MAX and TC\_MAX are documented for normal operation in this table. These are not intended to reflect reliability limits.
  5) Theta\_JA should only be used for comparing the thermal performance of single packages and not for system related junction temperature prediction.
  6) Theta\_JB and Theta\_JC are derived through a package thermal simulation.
- 7) Values are guaranteed by design but not tested in production.

# 8.5 Electrostatic Discharge Sensitivity Characteristics

### [Table 78] Electrostatic Discharge Sensitivity Characteristics

PARAMETER 1)	SYMBOL	MIN	MAX	UNIT	NOTES
Human body model (HBM)	ESD <sub>HBM</sub>	1000	_	V	2
Charged-device model (CDM)	ESD <sub>CDM</sub>	250	_	V	3

### NOTE:

- 1) State-of-the-art basic ESD control measures have to be in place when handling devices.
- 2) Refer to ESDA / JEDEC Joint Standard JS-001-2014 for measurement procedures. 3) Refer to JS-002-2014 for measurement procedures.

# 8.6 AC & DC Operating Conditions

Initially, all GDDR6 SGRAMs are designed for 1.35V typical VDDQ voltage supplies. The interface of GDDR6 with 1.35V VDDQ termination will follow the POD135 Standard (JESD8-21), Class D. GDDR6 SGRAMs can also be designed for 1.25V typical VDDQ voltage supplies. In that case the interface of GDDR6 with 1.25V VDDQ termination will follow the POD125 Standard (JESD8-30), Class A. GDDR6 SGRAMs can also be designed to support multiple VDDQ supply voltages, e.g. 1.35V and 1.25V. In that case the interface of GDDR6 with follow the related POD standard.

Vendor datasheets should be consulted for actual VDD and VDDQ voltages supported by a GDDR6 device as factors such as process technology and supported system voltage(s) many require typical operating voltages to be added, dropped or maintained over time.

GDDR6 SGRAMs can also support the switching of the VDD and VDDQ supply voltages during self refresh. The Dynamic Voltage Switching (DVS) procedure should be followed when switching between supply voltages. Vendor datasheets should be consulted for details regarding DVS support.

### [Table 79] DC Operating Conditions

P	0		POD135			POD125		11.9	Note	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note	
Device supply voltage	V <sub>DD</sub>	1.3095	1.35	1.3905	1.2125	1.25	1.2875	V	1,2	
Output supply voltage	$V_{DDQ}$	1.3095	1.35	1.3905	1.2125	1.25	1.2875	V	1,2	
Pump voltage	V <sub>PP</sub>	1.746	1.8	1.908	1.746	1.8	1.908	V	2	
Reference voltage: DQ and DBI_n pins	V <sub>REFD</sub>		0.7 * V <sub>DDQ</sub> or 0.725 * V <sub>DDQ</sub>			0.7 * V <sub>DDQ</sub> or 0.725 * V <sub>DDQ</sub>		٧	3,4	
	V <sub>REFD2</sub>		0.5 * V <sub>DDQ</sub>			0.5 * V <sub>DDQ</sub>		>	3,4,5	
Reference voltage: CA pins	$V_{REFC}$	0.69 * V <sub>DDQ</sub>		0.71 * V <sub>DDQ</sub>	0.69 * VDDQ		0.71 * VDDQ	V	6	
Traisforted voltage. O/Cpine	V <sub>REFC2</sub>	0.49 * V <sub>DDQ</sub>		0.51 * V <sub>DDQ</sub>	0.49 * VDDQ		0.51 * VDDQ	>	6,7	
DC input logic HIGH voltage with $V_{REFC}$ : CA	V <sub>IHA</sub> (DC)	V <sub>REFC</sub> + 0.135			V <sub>REFC</sub> + 0.125			V		
DC input logic LOW voltage with V <sub>REFC</sub> : CA	V <sub>ILA</sub> (DC)			V <sub>REFC</sub> - 0.135			V <sub>REFC</sub> - 0.125	V		
DC input logic HIGH voltage with V <sub>REFC2</sub> : CA	V <sub>IHA2</sub> (DC)	V <sub>REFC2</sub> + 0.27			V <sub>REFC2</sub> + 0.25			V		
DC input logic LOW voltage with V <sub>REFC2</sub> : CA	V <sub>ILA2</sub> (DC)			V <sub>REFC2</sub> - 0.27			V <sub>REFC2</sub> - 0.25	V		
DC input logic HIGH voltage with V <sub>REFD</sub> : DQ and DBI_n	V <sub>IHD</sub> (DC)	V <sub>REFD</sub> + 0.09			V <sub>REFD</sub> + 0.085			٧		
DC input logic LOW voltage with V <sub>REFD</sub> : DQ and DBI_n	V <sub>ILD</sub> (DC)			V <sub>REFD</sub> - 0.09			V <sub>REFD</sub> - 0.085	٧		
DC input logic HIGH voltage with V <sub>REFD2</sub> : DQ and DBI_n	V <sub>IHD2</sub> (DC)	V <sub>REFD2</sub> + 0.27			V <sub>REFD2</sub> + 0.25			٧		
DC input logic LOW voltage with V <sub>REFD2</sub> : DQ and DBI_n	V <sub>ILD2</sub> (DC)			V <sub>REFD2</sub> - 0.27			V <sub>REFD2</sub> - 0.25	٧		
RESET_n and Boundary Scan input logic HIGH voltage; EDC and CA input logic high voltage for x16/x8 mode, PC vs. 2-channel mode, CK and CA ODT select at reset	V <sub>IHR</sub>	0.8 * V <sub>DDQ</sub>			0.8 * VDD			٧	8	
RESET_n and Boundary Scan input logic LOW voltage; EDC and CA input logic low voltage for x16/x8 mode, PC vs. 2-channel mode, CK and CA ODT select at reset	V <sub>ILR</sub>			0.2 * V <sub>DDQ</sub>			0.2 * V <sub>DDQ</sub>	٧	8	
Input leakage current (any input $0V \le V_{IN} \le V_{DDQ}$ ; all other signals not under test = $0V$ )	IL							μА		
Output Leakage Current (outputs are disabled; 0V <= V <sub>OUT</sub> <= V <sub>DDQ</sub> )	I <sub>OZ</sub>							μA		
Output logic LOW voltage	V <sub>OL</sub> (DC)			0.56			0.52	V		
Single ended clock input voltage level: CK_t, CK_c, WCK_t, WCK_c	V <sub>IN</sub>	-0.30		V <sub>DDQ</sub> + 0.30	-0.30		V <sub>DDQ</sub> + 0.30		13	
Clock input mid-point voltage: CK_t, CK_c	V <sub>MP</sub> (DC)	V <sub>REFC</sub> - 0.10		V <sub>REFC</sub> + 0.10	V <sub>REFC</sub> - 0.10		V <sub>REFC</sub> + 0.10	V	9, 12	
Clock input differential voltage: CK_t, CK_c	V <sub>IDCK</sub> (DC)	0.198			0.18			V	10, 12	
Clock input differential voltage: WCK_t, WCK_c	V <sub>IDWCK</sub> (DC)	0.18			0.165			V	11, 14	

# **GDDR6 SGRAM**

#### NOTE:

- 1) GDDR6 SGRAMs are designed to tolerate PCB designs with separate  $V_{DD}$  and  $V_{DDQ}$  power regulators.
- 2) DC bandwidth is limited to 20 MHz.
- 3) AC noise in the system is estimated at 50mV pk-pk for the purpose of DRAM design.
- 4) The reference voltage for DQ and DBI\_n pins are generated internally, and its values are determined by the Half VREFD and VREFD Level mode register bits. The typical VREFD level depends on the selected data termination value (48 Ohm or 60 Ohm); see Mode Register 6 (MR6) for details.
- 5) Programmable VREFD levels are not supported with V<sub>REFD2</sub>.
- 6) The reference voltage source (external or internal) is determined at power-up; the reference voltage level is determined by Half VREFC and the VREFC Offset mode register bits.
- 7) Programmable VREFC offsets are not supported with V<sub>REFC2</sub>.
- 8) V<sub>IHR</sub> and V<sub>ILR</sub> apply to boundary scan input pins TDI, TMS and TCK. V<sub>IHR</sub> and V<sub>ILR</sub> apply to EDC and CA inputs at reset when latching default device configurations. V<sub>IHR</sub> and V<sub>ILR</sub> also apply to CA, CABI\_n, CKE\_n, CK, DQ, DBI\_n, EDC and WCK inputs when boundary scan mode is active and input data are latched in the Capture-DR TAP controller state. While instructions EXTEST, CLAMP, HIGH-Z are activated, all ODT will be disabled. It is not necessary for the termination to be calibrated.
- 9) This provides a minimum of 0.845 V to a maximum of 1.045 V with POD135, and a minimum of 0.775 V to a maximum of 0.975 V with POD125, and is normally 70% of V<sub>DDQ</sub>. DRAM timings relative to CK\_t cannot be guaranteed if these limits are exceeded.
- 10) V<sub>IDCK</sub> is the magnitude of the difference between the input level in CK\_t and the input level on CK\_c. The input reference level for signals other than CK\_t and CK\_c is V<sub>REFC</sub>.
- 11) V<sub>IDWCK</sub> is the magnitude of the difference between the input level in WCK\_t and the input level on WCK\_c. The input reference level for signals other than WCK\_t and WCK\_c is either V<sub>REFC2</sub>, V<sub>REFD2</sub> or V<sub>REFD2</sub>.
- 12) The CK\_t and CK\_c input reference level (for timing referenced to CK\_t and CK\_c) is the point at which CK\_t and CK\_c cross. Please refer to the applicable timings in the AC Timings table.
- 13) Use  $V_{ILR}$  and  $V_{ILR}$  when boundary scan mode is active and input data are latched in the Capture-DR TAP controller state.
- 14) The WCK\_t and WCK\_c input reference level (for timing referenced to WCK\_t and WCK\_c) is the point at which WCK\_t and WCK\_c cross. Please refer to the applicable timings in the AC Timings table.

## [Table 80] AC Operating Conditions (For Design only 11)

Parameter	Cumahal	POD135		3		POD125	5	Unit	Note
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note
AC input logic HIGH voltage with V <sub>REFC</sub> : CA	V <sub>IHA</sub> (AC)	V <sub>REFC</sub> + 0.18			V <sub>REFC</sub> + 0.165			V	
AC input logic LOW voltage with V <sub>REFC</sub> : CA	V <sub>ILA</sub> (AC)			V <sub>REFC</sub> - 0.18			V <sub>REFC</sub> - 0.165	V	
AC input logic HIGH voltage with V <sub>REFC2</sub> : CA	V <sub>IHA2</sub> (AC)	V <sub>REFC</sub> + 0.36			V <sub>REFC</sub> + 0.333			V	
AC input logic LOW voltage with V <sub>REFC2</sub> : CA	V <sub>ILA2</sub> (AC)			V <sub>REFC</sub> - 0.36			V <sub>REFC</sub> - 0.333	V	
AC input logic HIGH voltage with V <sub>REFD</sub> : DQ and DBI_n	V <sub>IHD</sub> (AC)	V <sub>REFD</sub> + 0.135			V <sub>REFD</sub> + 0.125			٧	
AC input logic LOW voltage with V <sub>REFD</sub> : DQ and DBI_n	V <sub>ILD</sub> (AC)			V <sub>REFD</sub> - 0.135			V <sub>REFD</sub> - 0.125	V	
AC input logic HIGH voltage with V <sub>REFD2</sub> : DQ and DBI_n	V <sub>IHD2</sub> (AC)	V <sub>REFD2</sub> + 0.36			V <sub>REFD2</sub> + 0.333			٧	
AC input logic LOW voltage with V <sub>REFD2</sub> : DQ and DBI_n	V <sub>ILD2</sub> (AC)			V <sub>REFD2</sub> - 0.36			V <sub>REFD2</sub> - 0.333	٧	
Clock input differential voltage: CK_t, CK_c	V <sub>IDCK</sub> (AC)	0.36			0.333			V	1, 3, 5
Clock input differential voltage: WCK_t, WCK_c	V <sub>IDWCK</sub> (AC)	0.27			0.25				1, 4, 6
Clock input crossing point voltage; CK_t, CK_c	V <sub>IXCK</sub> (AC)	V <sub>REFC</sub> - 0.108		V <sub>REFC</sub> + 0.108	V <sub>REFC</sub> - 0.10		V <sub>REFC</sub> + 0.10	V	1, 2, 5
Clock input crossing point voltage: WCK_t, WCK_c	V <sub>IXWCK</sub> (AC)	V <sub>REFD</sub> - 0.09		V <sub>REFD</sub> + 0.09	V <sub>REFD</sub> - 0.09		V <sub>REFD</sub> + 0.09	V	1, 2, 6, 7
Allowed time before ring back of CK/WCK below $V_{IDCK}(AC)/V_{IDWCK}(AC)$	t <sub>DVAC</sub>							ps	8, 9, 10

#### NOTE :

- 1) For AC operations, all DC clock requirements must be satisfied as well.
- 2) The value of V<sub>IXCK</sub> and V<sub>IXWCK</sub> is expected to equal 70% V<sub>DDQ</sub> for the transmitting device and must track variations in the DC level of the same.
- 3) V<sub>IDCK</sub> is the magnitude of the difference between the input level in CK\_t and the input level on CK\_c. The input reference level for signals other than CK\_t and CK\_c is V<sub>REFC</sub>.
- 4)  $V_{\text{IDWCK}}$  is the magnitude of the difference between the input level in WCK\_t and the input level on WCK\_c. The input reference level for signals other than WCK\_t and WCK\_c is either  $V_{\text{REFC2}}$ ,  $V_{\text{REFD2}}$ .
- 5) The CK\_t and CK\_c input reference level (for timing referenced to CK\_t and CK\_c) is the point at which CK\_t and CK\_c cross. Please refer to the applicable timings in the AC Timings table.
- 6) The WCK\_t and WCK\_c input reference level (for timing referenced to WCK\_t and WCK\_c) is the point at which WCK\_t and WCK\_c cross. Please refer to the applicable timings in the AC Timings table.
- 7)  $V_{REFD}$  is either  $V_{REFD}$  or  $V_{REFD2}$
- 8) Figure 87 illustrates the exact relationship between (CK\_t CK\_c) or (WCK\_t WCK\_c) and  $V_{ID}(AC)$ ,  $V_{ID}(DC)$  and  $t_{DVAC}$ .
- 9) Ring back below V<sub>ID</sub>(DC) is not allowed.
- 10) t<sub>DVAC</sub> is not measured in and of itself as a compliance specification, but is relied upon in measurement of clock operating conditions and clock related parameters.
- 11) The AC Operating conditions are for DRAM design only and are valid on the silicon at the input of the receiver. They are not intended to be measured.




Figure 86. Voltage Waveform




Figure 87. Clock Waveform




Figure 88. Definition of differential ac-swing and "time above ac-level"  $t_{\text{DVAC}}$ 

# 8.7 POD I/O System

The POD I/O system is optimized for small systems with very high data rates. The system allows a single Master device to control one or two slaves in the case of GDDR6. The POD driver uses either a 60/40 Ohm output impedance that drives into a 60 Ohm equivalent terminator tied to  $V_{DDQ}$  or a 48/40 Ohm output impedance that drives into a 48 Ohm equivalent terminator tied to  $V_{DDQ}$ . Single and dual load systems are shown as follows:




Figure 89. System Configurations

The POD Master I/O cell is comprised of a 60/40 Ohm driver and a terminator of 60 Ohms or a 48/40 Ohm driver and a terminator of 48 Ohms. The Master POD cell's terminator is disabled when the output driver is enabled. The basic cell is shown in Figure 90.




Figure 90. Master I/O Cell

The POD Slave I/O cell is comprised of a 60/40 ohm driver and programmable terminator of 60 or 120 ohms for GDDR6 or a 48/40 ohm driver and programmable terminator of 48 or 120 ohms for GDDR6. The Slave POD cell's terminator is disabled when the output driver is enabled or any other Slave output driver is enabled. The basic cell is shown in Figure 91.




Figure 91. Slave I/O Cell

The POD Master and Slave I/O cells are intended to have their driver and terminators combined together to minimize the area needed to implement the cell and reduce input capacitance. For GDDR6 this is possible by using three 120 Ohm driver/terminator sub cells that are connected in parallel to result in a 60/40 ohm driver and programmable terminator of 60 or 120 ohms. The combinations used are as follows.


### [Table 81] POD I/O Sub Cells, 120 ohm Based

# of 120 ohm Sub Cells Enabled	Resulting Impedance	Use
1	120 Ohms	2 Slave loads
2	60 Ohms	1 Slave load or Master terminator
3	40 Ohms	Master or Slave Driver

To ensure that the target impedance is achieved the POD I/O cell is designed to be calibrated to an external 1% precision resistor.

The following procedure may be used to calibrate the cell:

- 1.) First calibrate the PMOS device against a 120 Ohm resister to VSS via the ZQ pin as illustrated in Figure 92.
  - · Set Strength Control to minimum setting
  - Increase drive strength until comparator detects data bit is greater than V<sub>DDQ</sub>/2
  - · PMOS device is calibrated to 120 Ohms
- 2.) Then calibrate the NMOS device against the calibrated 120 Ohm PMOS device as illustrate in Figure 93.
  - Set Strength Control to minimum setting
  - Increase drive strength until comparator detects data bit is less than  $V_{\mbox{\scriptsize DDQ}}/2$
  - NMOS device is now calibrated to 120 Ohms



When Match PMOS leg is calibrated to 120 ohms

Figure 92. PMOS Calibration




Figure 93. NMOS Calibration

# 8.8 IDD and IPP Parameters And Test Conditions

This chapter defines IDD and IPP measurement conditions and patterns. Figure 94 shows the setup for IDD and IPP measurements.

IDD currents are measured as time-averaged currents, with all V<sub>DD</sub> balls of the device under test tied together. IPP currents are not included in IDD

datasheet

IPP currents are measured as time-averaged currents with all V<sub>PP</sub> balls of the device under test tied together. IDD currents are not included in IPP currents:

For IDD and IPP measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= VILAC(max);</li>
- "1" and "HIGH" is defined as VIN >= VIHAC(min);
- · CABI and DBI are enabled;
- All ODTs are enabled with ZQ/2 for Data, CA and WCK inputs;
- · WLmrs, RLmrs, RAS, WR are set to appropriate values;
- CRC is enabled for READs and WRITEs with appropriate CRCWL and CRCRL settings;
- the EDC hold pattern is programmed to'0101';
- Bank groups are enabled if required for device operation at t<sub>CK</sub>(min);
- Command Address (CA) inputs include CABI n;
- Each data byte consists of eight DQs and one DBI n;
- NOP with all CA inputs pulled HIGH during idle command cycles;
- Data pattern (one burst of 16) used with IDD1, IDD4R, IDD4W and IDD7 pattern:

  - DATA0 is 55h 1Eh 55h
- Basic IDD and IPP Measurement Conditions including timings used for IDD Measurement-Loop Patterns are described in Table 82.
- IDD Measurements are done after properly initializing the device. This includes the pre-load of the memory array with data pattern used with IDD1, IDD4R and IDD7 measurements.
- The IDD and IPP Measurement-Loop patterns shall be executed at least once before actual measurement is started.
- The measurements should be first taken with the device configured to x16 mode first and the x8 mode (2 separate measurements)
- Measurements are taken per device with the same IDD Measurement-Loop Patterns on both channels






Figure 94. Measurement Setup for IDD and IPP Measurements

### **GDDR6 SGRAM**

 $(0^{\circ}C \leq Tc \leq 85^{\circ}C)$ 

### [Table 82] IDD Specifications and Test Conditions @ VDD&VDDQ=1.35V+0.0405V for 12/14/16/18Gbps

Dougnator	SYMBO	Test Condition		x32 l	Mode		l lmi4	NOTES
Parameter	L	Test Condition	HC12	HC14	HC16	HC18	Unit	NOTES
	IDD0	$t_{CK} = t_{CK}(min); t_{WCK} = t_{WCK}(min); t_{RC} = t_{RC}(min); CKE_n = LOW;$	404	430	452	TBD	mA	1
One Bank Activate Precharge Current	IPP0	DQ, DBI_n are HIGH; bank and row addresses (5 CA inputs set LOW) as defined in Table 86 with ACT command; AC timings as defined in Table 91	14	14	15	TBD	mA	1, 2
One Bank Activate Read Precharge Current	IDD1	$t_{CK} = t_{CK} \text{ (min); } t_{WCK} = t_{WCK} \text{ (min); } \\ t_{RC} = t_{RC} \text{ (min); } CKE\_n = LOW; \text{ one bank activated; single read burst with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW; otherwise DQ, DBI_n are HIGH; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 87 with ACT and READ commands; AC timings as defined in Table 91; I_{OUT} = 0mA$	485	520	545	TBD	mA	1
Precharge Power- down Current	IDD2P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = HIGH; all other inputs are HIGH; PLL/DLLs are off	210	230	248	TBD	mA	
Precharge Standby Current	IDD2N	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = LOW; all other inputs are HIGH	299	310	327	TBD	mA	
Active Power-down Current	IDD3P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); one bank active; CKE_n = HIGH; all other inputs are HIGH	253	260	271	TBD	mA	
Active Standby	IDD3N	$t_{CK} = t_{CK} \text{ (min)}; t_{WCK} = t_{WCK} \text{ (min)}; one bank active;}$	422	460	477	TBD	mA	
Current	IPP3N	CKE_n = LOW; all other inputs are HIGH	10	10	10	TBD	mA	1, 2
Read Burst Current	IDD4R	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 88; bank and column addresses (5 CA inputs set LOW) as defined in Table 88; with READ command; $l_{OUT} = 0$ mA	1083	1220	1292	TBD	mA	
Write Burst Current	IDD4W	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous write burst across bank groups with 50% data toggle on each data transfer, with 4 inputs per data byte set LOW; as defined in Table 89; bank and column addresses (5 CA inputs set LOW) as defined in Table 89; with WRITE command; no data mask	1242	1470	1511	TBD	mA	
5.4.0	IDD5	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); $t_{RFCab} = t_{RFCab}$ (min) as defined	723	790	830	TBD	mA	1
Refresh Current	IPP5	in Table 91; CKE_n = LOW; DQ, DBI_n are HIGH; CA inputs are HIGH	68	77	85	TBD	mA	1, 2
Self Refresh Current	IDD6	CKE_n= HIGH; all other inputs are HIGH	150	150	150	TBD	mA	
	IDD7	$t_{CK} = t_{CK}(min); t_{WCK} = t_{WCK}(min); CKE_n = LOW;$	1390	1640	1679	TBD	mA	
Four Bank Interleave Read Current	IPP7	one bank in each of the 4 bank groups activated and precharged at $t_{RC}(\mbox{min});$ continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 90; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 90; with ACT and READ/ READA commands; $I_{OUT}=0\mbox{mA}$	27	31	35	TBD	mA	1, 2



<sup>1)</sup> Min t<sub>RC</sub> or t<sub>RFCab</sub> for IDD measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum of the absolute value for the respective parameter.
2) IPP currents have the same definition as IDD except that the current on the VPP supply is measured. IPP0 test and limit is applicable for IDD0 and IDD1 conditions. IPP3N test and limit is applicable for all IDD2X, IDD3X, IDD4X and IDD6 conditions.

### **GDDR6 SGRAM**

 $(0^{\circ}C \leq Tc \leq 85^{\circ}C)$ 

### [Table 83] IDD Specifications and Test Conditions @ VDD&VDDQ=1.35V+0.0405V for 12/14/16Gbps

Parameter	SYMBO	Test Condition		x16 l	Mode		Unit	NOTES
Parameter	L	rest Condition	HC12	HC14	HC16	HC18	Unit	NOTES
One Bank Activate	IDD0	$t_{CK} = t_{CK}(min); t_{WCK} = t_{WCK}(min); t_{RC} = t_{RC}(min); CKE_n = LOW; DQ, DBI n are HIGH; bank and row addresses (5 CA inputs set$	337	357	376	TBD	mA	1
Precharge Current	IPP0	LOW) as defined in Table 86 with ACT command; AC timings as defined in Table 91	14	14	15	TBD	mA	1, 2
One Bank Activate Read Precharge Current	IDD1	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); $t_{RC}$ = $t_{RC}$ (min); CKE_n = LOW; one bank activated; single read burst with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW; otherwise DQ, DBI_n are HIGH; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 87 with ACT and READ commands; AC timings as defined in Table 91; $l_{OUT}$ = 0mA	379	408	425	TBD	mA	1
Precharge Power- down Current	IDD2P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = HIGH; all other inputs are HIGH; PLL/DLLs are off	193	200	204	TBD	mA	
Precharge Standby Current	IDD2N	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); all banks idle; CKE_n = LOW; all other inputs are HIGH	262	276	284	TBD	mA	
Active Power-down Current	IDD3P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); one bank active; CKE_n = HIGH; all other inputs are HIGH	216	222	226	TBD	mA	
Active Standby	IDD3N	$t_{CK} = t_{CK} \text{ (min)}; t_{WCK} = t_{WCK} \text{(min)}; one bank active;}$	339	362	374	TBD	mA	
Current	IPP3N	CKE_n = LOW; all other inputs are HIGH	10	10	10	TBD	mA	1, 2
Read Burst Current	IDD4R	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 88; bank and column addresses (5 CA inputs set LOW) as defined in Table 88; with READ command; $t_{OUT} = 0$ mA	726	817	864	TBD	mA	
Write Burst Current	IDD4W	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous write burst across bank groups with 50% data toggle on each data transfer, with 4 inputs per data byte set LOW; as defined in Table 89; bank and column addresses (5 CA inputs set LOW) as defined in Table 89; with WRITE command; no data mask	1016	1197	1223	TBD	mA	
Refresh Current	IDD5	$t_{\text{CK}} = t_{\text{CK}} \text{ (min); } t_{\text{WCK}} = t_{\text{WCK}} \text{(min); } t_{\text{RFCab}} = t_{\text{RFCab}} \text{(min)} \text{ as defined in}$	643	703	737	TBD	mA	1
- I - I - Culton	IPP5	Table 91; CKE_n = LOW; DQ, DBI_n are HIGH; CA inputs are HIGH	68	77	85	TBD	mA	1, 2
Self Refresh Current	IDD6	CKE_n= HIGH; all other inputs are HIGH	147	146	146	TBD	mA	
	IDD7	t <sub>CK</sub> = t <sub>CK</sub> (min); t <sub>WCK</sub> = t <sub>WCK</sub> (min); CKE_n = LOW; one bank in each of the 4 bank groups activated and precharged at	911	1073	1098	TBD	mA	
Four Bank Interleave Read Current	IPP7	the bank in each of the 4 bank groups activated and precharged at $t_{RC}(min)$ ; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 90; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 90; with ACT and READ/READA commands; $I_{OUT}$ = 0mA	27	31	35	TBD	mA	1, 2



<sup>1)</sup> Min t<sub>RC</sub> or t<sub>RFCab</sub> for IDD measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum of the absolute value for the respective parameter.
2) IPP currents have the same definition as IDD except that the current on the VPP supply is measured. IPP0 test and limit is applicable for IDD0 and IDD1 conditions. IPP3N test and limit is applicable for all IDD2X, IDD3X, IDD4X and IDD6 conditions.

### **GDDR6 SGRAM**

 $(0^{\circ}C \leq Tc \leq 85^{\circ}C)$ 

### [Table 84] IDD Specifications and Test Conditions @ VDD&VDDQ=1.25V+0.0375V for 10/12/14Gbps

Davamatan	CVMDOL	Test Condition	)	c32 Mod	е	I I mit	NOTES
Parameter	SYMBOL	Test Condition	HC12	HC14	HC16	Unit	NOTES
	IDD0	$t_{CK} = t_{CK}(min)$ ; $t_{WCK} = t_{WCK}(min)$ ; $t_{RC} = t_{RC}(min)$ ; CKE_n = LOW; DQ,	308	350	404	mA	1
One Bank Activate Precharge Current	IPP0	DBI_n are HIGH; bank and row addresses (5 CA inputs set LOW) as defined in Table 86 with ACT command; AC timings as defined in Table 91	14	14	15	mA	1, 2
One Bank Activate Read Precharge Current	IDD1	$t_{CK} = t_{CK} \ (min); \ t_{WCK} = t_{WCK} \ (min); \\ t_{RC} = t_{RC} \ (min); \ CKE\_n = LOW; \ one bank \ activated; \ single \ read \ burst \\ with 50\% \ data \ toggle \ on \ each \ data \ transfer, \ with 4 \ outputs \ per \ data \ byte \\ driven \ LOW; \ otherwise \ DQ, \ DBI\_n \ are \ HIGH; \ bank, \ row \ and \ column \\ addresses \ (5 \ CA \ inputs \ set \ LOW) \ as \ defined \ in \ Table \ 87 \ with \ ACT \ and \\ READ \ commands; \ AC \ timings \ as \ defined \ in \ Table \ 91; \ I_{OUT} = 0mA$	364	420	475	mA	1
Precharge Power- down Current	IDD2P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = HIGH; all other inputs are HIGH; PLL/DLLs are off	170	190	224	mA	
Precharge Standby Current	IDD2N	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); all banks idle; CKE_n = LOW; all other inputs are HIGH	224	250	293	mA	
Active Power-down Current	IDD3P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); one bank active; CKE_n = HIGH; all other inputs are HIGH	192	220	245	mA	
Active Standby	IDD3N	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); one bank active;	324	380	422	mA	
Current	IPP3N	CKE_n = LOW; all other inputs are HIGH	10	10	10	mA	1, 2
Read Burst Current	IDD4R	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 88; bank and column addresses (5 CA inputs set LOW) as defined in Table 88; with READ command; $I_{OUT}$ = 0mA	839	990	1123	mA	
Write Burst Current	IDD4W	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous write burst across bank groups with 50% data toggle on each data transfer, with 4 inputs per data byte set LOW; as defined in Table 89; bank and column addresses (5 CA inputs set LOW) as defined in Table 89; with WRITE command; no data mask	947	1180	1307	mA	
Refresh Current	IDD5	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); $t_{RFCab} = t_{RFCab}$ (min) as defined in	563	650	698	mA	1
Teliesii Cullelii	IPP5	Table 91; CKE_n = LOW; DQ, DBI_n are HIGH; CA inputs are HIGH	65	68	77	mA	1, 2
Self Refresh Current	IDD6	CKE_n= HIGH; all other inputs are HIGH	140	140	140	mA	
	IDD7	$t_{CK} = t_{CK}(min); t_{WCK} = t_{WCK}(min); CKE_n = LOW;$	1071	1320	1451	mA	
Four Bank Interleave Read Current	IPP7	one bank in each of the 4 bank groups activated and precharged at $t_{RC}(min)$ ; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 90; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 90; with ACT and READ/READA commands; $l_{OUT}$ = 0mA	25	27	31	mA	1, 2

#### NOTE:



<sup>1)</sup> Min t<sub>RC</sub> or t<sub>RFCab</sub> for IDD measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum of the absolute value for the respective parameter.
2) IPP currents have the same definition as IDD except that the current on the VPP supply is measured. IPP0 test and limit is applicable for IDD0 and IDD1 conditions. IPP3N test and limit is applicable for all IDD2X, IDD3X, IDD4X and IDD6 conditions.

### **GDDR6 SGRAM**

 $(0^{\circ}C \leq Tc \leq 85^{\circ}C)$ 

### [Table 85] IDD Specifications and Test Conditions @ VDD&VDDQ=1.25V+0.0375V for 10/12/14Gbps

Parameter	SYMBO	Test Condition		x16 Mode		Unit	NOTE
Parameter	L	Test Condition	HC12	HC14	HC16	Unit	S
	IDD0	$t_{CK} = t_{CK}(min); t_{WCK} = t_{WCK}(min); t_{RC} = t_{RC}(min); CKE_n = LOW; DQ,$	257	314	335	mA	1
One Bank Activate Precharge Current	IPP0	DBI_n are HIGH; bank and row addresses (5 CA inputs set LOW) as defined in Table 86 with ACT command; AC timings as defined in Table 91	14	14	15	mA	1, 2
One Bank Activate Read Precharge Current	IDD1	$t_{CK} = t_{CK} \text{ (min)}; \ t_{WCK} = t_{WCK} \text{(min)}; \\ t_{RC} = t_{RC} \text{(min)}; \ CKE\_n = LOW; \ one bank activated; single read burst with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW; otherwise DQ, DBI_n are HIGH; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 87 with ACT and READ commands; AC timings as defined in Table 91; I_{OUT} = 0mA$	284	349	372	mA	1
Precharge Power- down Current	IDD2P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = HIGH; all other inputs are HIGH; PLL/DLLs are off	141	179	176	mA	
Precharge Standby Current	IDD2N	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); all banks idle; CKE_n = LOW; all other inputs are HIGH	196	243	254	mA	
Active Power-down Current	IDD3P	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); one bank active; CKE_n = HIGH; all other inputs are HIGH	164	200	205	mA	
Active Standby	IDD3N	$t_{CK} = t_{CK} \text{ (min)}; t_{WCK} = t_{WCK} \text{(min)}; one bank active;}$	261	314	332	mA	
Current	IPP3N	CKE_n = LOW; all other inputs are HIGH	10	10	10	mA	1, 2
Read Burst Current	IDD4R	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 88; bank and column addresses (5 CA inputs set LOW) as defined in Table 88; with READ command; $I_{OUT}$ = 0mA	562	663	752	mA	
Write Burst Current	IDD4W	$t_{CK}$ = $t_{CK}$ (min); $t_{WCK}$ = $t_{WCK}$ (min); CKE_n = LOW; one bank in each of the 4 bank groups activated; continuous write burst across bank groups with 50% data toggle on each data transfer, with 4 inputs per data byte set LOW; as defined in Table 89; bank and column addresses (5 CA inputs set LOW) as defined in Table 89; with WRITE command; no data mask	775	965	1064	mA	
Refresh Current	IDD5	$t_{CK} = t_{CK}$ (min); $t_{WCK} = t_{WCK}$ (min); $t_{RFCab} = t_{RFCab}$ (min) as defined in	500	591	621	mA	1
Troncon Ounon	IPP5	Table 91; CKE_n = LOW; DQ, DBI_n are HIGH; CA inputs are HIGH	65	68	77	mA	1, 2
Self Refresh Current	IDD6	CKE_n= HIGH; all other inputs are HIGH	137	137	137	mA	
	IDD7	t <sub>CK</sub> = t <sub>CK</sub> (min); t <sub>WCK</sub> = t <sub>WCK</sub> (min); CKE_n = LOW;	702	865	949	mA	
Four Bank Interleave Read Current	IPP7	one bank in each of the 4 bank groups activated and precharged at $t_{RC}(\text{min})$ ; continuous read burst across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven LOW as defined in Table 90; bank, row and column addresses (5 CA inputs set LOW) as defined in Table 90; with ACT and READ/READA commands; $I_{OUT} = 0$ mA	25	27	31	mA	1, 2

### NOTE:



<sup>1)</sup> Min t<sub>RC</sub> or t<sub>RFCab</sub> for IDD measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum of the absolute value for the respective parameter.
2) IPP currents have the same definition as IDD except that the current on the VPP supply is measured. IPP0 test and limit is applicable for IDD0 and IDD1 conditions. IPP3N test and limit is applicable for all IDD2X, IDD3X, IDD4X and IDD6 conditions.

### [Table 86] IDD0 Measurement-Loop Pattern

Sub- Loop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	0	ACT	Rising	L	Н	L	Н	Н	Н	Н	Н	L	L	L	L	_
	O	701	Falling	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	
	1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	•	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
0							repea	t NOP	ıntil cyc	le (nRA	S -1)					
	nRAS	PRE	Rising	Н	Н	L	L	L	L	L	Н	Н	Н	Н	Н	_
	III VAO		Falling	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	nRAS + 1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	IIIVAO I I	INOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
								at NOP	,	`	,	•	•	•		
1	nRC			eat sub												
2	2* nRC		rep	eat sub	-loop 0	pattern	until cy	cle (3* ı	nRC -1)	; use B	4 = 04h	and RA	A = 07C	7h inste	ead	
3	3* nRC		rep	eat sub	-loop 0	pattern	until cy	cle (4* ı	nRC -1)	; use B	4 = 07h	and RA	A = 01C	7h inste	ead	

### [Table 87] IDD1 Measurement-Loop Pattern

Sub- Loop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	0	ACT	Rising	L	Н	L	Н	Н	Н	Н	Н	L	L	L	L	_
	U	ACT	Falling	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	_
	1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	'	NOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
						r	epeat p	attern u	ntil cycl	e (nRC	DRD -1	)				
	nRCDRD	READ	Rising	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	L	DATA0
	IIIKOBIKB	KLAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA
0	nRCDRD+	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	1	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
							repeat	pattern	until cy	cle (nR	AS -1)					
	nRAS	PRE	Rising	Н	Н	L	L	L	L	L	Н	Н	Н	Н	Н	_
	III VAO	1111	Falling	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	nRAS + 1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	IIIVAO I I	NOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
								t patteri		, ,	,					
1	nRC														TA1 instea	
2	2* nRC	re	epeat sub-lo	oop 0 pa	ttern ur	ntil cycle	e (3* nR	C -1); u	se BA =	= 04h, F	RA = 070	C7h, CA	\ = 4Ch	and DA	ATA0 instea	d
3	3* nRC	re	epeat sub-l	oop 0 pa	ittern ur	ntil cycle	e (4* nR	:C -1); ι	se BA =	= 07h, F	RA = 01	C7h, CA	A = 23h	and DA	TA1 instea	d

NOTE:

1) IDD test data & command pattern is vendor specific. Users should refer to vendor's GDDR6 datasheet.

### [Table 88] IDD4R Measurement-Loop Pattern

Sub- Loop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	0	READ	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	DATA0
	0	ILAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATAO
	1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	'	NOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	2	READ	Rising	Н	Н	Н	L	L	Н	Н	L	L	Н	Н	Н	DATA1
	_	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATAT
	3	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
0	3	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	4	READ	Rising	Н	Н	Н	L	Н	L	L	Н	Н	L	L	Н	DATA0
	_	TTETTE	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	Bittitto
	5	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
		1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	6	READ	Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	DATA1
		NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATAT
	7	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	,	1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-

### [Table 89] IDD4W Measurement-Loop Pattern

Sub- Loop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	0	WRITE	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	DATA0
	0	WINIE	Falling	Н	Н	Н	Н	Н	L	Н	L	L	Н	Н	L	DATAO
	1	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	'	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	2	WRITE	Rising	Н	Н	Н	L	L	Н	Н	L	L	Н	Н	Н	DATA1
	_	WINIE	Falling	Н	Н	Н	Н	Н	L	Н	L	Н	L	Н	L	DATAT
	3	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
0	3	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	4	WRITE	Rising	Н	Н	Н	L	Н	L	L	Н	Н	L	L	Н	DATA0
	-	WINIE	Falling	Н	Ι	Η	Ι	Η	Ь	Η	L	L	Ι	Н	L	Brino
	5	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	3	1401	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	6	WRITE	Rising	Н	Ι	Η	L	Η	Ι	Η	L	L	Ι	Н	Н	DATA1
		WINIE	Falling	Н	Н	Н	Н	Н	L	Н	L	Н	L	Н	L	DAIAI
	7	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	'	1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	

### [Table 90] IDD7 Measurement-Loop Pattern

ub- oop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
0	0	ACT	Rising	Н	L	Н	Н	L	L	L	L	Н	Н	Н	Н	
	U	ACT	Falling	Н	L	L	L	Н	Н	Н	Н	Н	L	L	Н	-
	1	READ	Rising	Н	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	DATA0
	'	INLAD	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DAIA
	2	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	_	1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	3	READ	Rising	Н	Н	Н	Н	Н	L	L	Н	Н	L	L	Н	DATA1
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	4	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	·		Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	5	READ	Rising	Н	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	6	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	7	READ	Rising	Н	Н	Н	L	Н	Н	Н	Н	Н	L	L	Н	DATA
	-		Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	8	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	9	READ	Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	DATA
	Ů		Falling	Н	Η	L	Н	Н	L	Н	L	Н	L	Н	L	1
	10	NOP	Rising	Н	Η	Н	Н	Н	Ι	Н	Н	Н	Ι	Н	Н	_
	10	1101	Falling	Н	Η	Н	Н	Н	Н	Н	Н	Н	Η	Н	Н	
	11	READ	Rising	Н	Η	Н	Н	Н	L	L	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	12	ACT	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
		7.0.	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	13	READA	Rising	Н	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	DATA
			Falling	Н	L	Н	L	L	Н	Н	Н	L	Н	L	Н	
	14	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	15	READ	Rising	Н	Н	Н	L	Н	Н	Н	Н	Н	L	L	Н	DATA
			Falling	Н	Η	L	Н	Н	L	Н	L	L	Η	Н	L	1
	16	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	17	READ	Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	18	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Η	Н	Н	Н	Н	Н	Н	Н	Η	Н	Н	
	19	READ	Rising	Н	Н	Н	L	Н	Н	Н	Н	Н	L	L	Н	DATA
		112/10	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	<i>5</i> /(//
	20	ACT	Rising	Н	L	Н	L	L	Н	Н	L	Н	Н	Н	Н	
		,,,,,,	Falling	Н	L	L	L	Н	Н	Н	Н	Н	L	L	Н	
	21	READ	Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	DATA
		112/10	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	<i>5</i> / (1/1)
	22	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
		'10'	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_

[Table 90] IDD7 Measurement-Loop Pattern

Sub-	Cycle	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
Loop	Number		Rising	Н	Н	Н	L	Н	Н	Н	Н	Н	L	L	Н	
	23	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	24	ACT	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	
	25	READ	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATA0
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	26	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	_		Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	
	27	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	28	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Rising	Н	Н	Н	Н	L	L	L	L	L	Н	Н	Н	
	29	READ	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATA0
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	30	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Rising	Н	Н	Н	L	Н	Н	Н	Н	Н	L	L	Н	
	31	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	32	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Rising	Н	Н	Н	L	Н	Н	Н	L	L	Н	Н	Н	
	33	READA	Falling	Н	L	Н	L	L	Н	Н	Н	L	Н	L	Н	DATA0
			Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	34	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	0.5	5545	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	DATA
	35	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
		4.07	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	36	ACT	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Rising	Н	Н	Н	Н	L	L	L	L	L	Н	Н	Н	D.1710
	37	READ	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATA0
	00	NOD	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	38	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	00	DEAD	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	DATAA
	39	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
	40	4.0.T	Rising	Н	L	Н	Н	Н	L	L	L	Н	Н	Н	Н	
	40	ACT	Falling	Н	L	L	L	Н	Н	Н	Н	Н	L	L	Н	-
	4.4	5545	Rising	Н	Н	Н	Н	L	L	L	L	L	Н	Н	Н	DATAG
	41	READ	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATA0
	40	NOD	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	42	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	40	DE 4.5	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	D.4
	43	READ	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DATA1
		1:05	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	44	NOP	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
		55:-	Rising	Н	Н	Н	Н	L	L	L	L	L	Н	Н	Н	
	45	READ	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DATA0

#### [Table 90] IDD7 Measurement-Loop Pattern

ub- oop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	46	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	40	NOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	47	READ	Rising	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	DATA1
	71	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Η	Н	L	DAIAI
	48	ACT	Rising	Н	Η	Н	Н	Н	Н	Н	Н	Η	Ι	Н	Н	
	10	7.01	Falling	Н	Ι	Н	Н	Н	Н	Н	Н	Ι	Τ	Н	Н	
	49	READ	Rising	Н	Н	Н	L	L	Н	Н	L	L	Η	Н	Н	DATAC
			Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	50	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	51	READ	Rising	Н	Н	Н	Н	L	L	L	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	52	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	<u> </u>		Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	53	READA	Rising	Н	Н	Н	Н	L	L	L	L	L	Н	Н	Н	DATA
			Falling	Н	L	Н	L	L	Н	Н	Н	L	Н	L	Н	
	54	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	. 55	READ	Rising	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	56	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	57	READ	Rising	Н	Н	Н	L	L	Н	Н	L	L	Η	Н	Н	DATA
	_		Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	. 58	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	59	READ	Rising	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	60	ACT	Rising	Н	L	Н	L	Н	Н	Н	L	Н	Η	Н	Н	_
			Falling	Н	L	L	L	Н	Н	Н	Н	Н	L	L	Н	
	61	READ	Rising	Н	Н	Н	L	L	Н	Н	L	L	Н	Н	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	62	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	63	READ	Rising	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	64	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	65	READ	Rising	Н	Н	Н	L	L	Н	Н	L	L	Н	Н	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	
	66	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	67	READ	Rising	Н	Н	Н	Н	Н	L	L	Н	Н	L	L	Н	DATA
			Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	
	68	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
			Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	

### [Table 90] IDD7 Measurement-Loop Pattern

Sub- Loop	Cycle Number	Command	Clock	CA10	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	CABI_n	Data
	69	READ	Rising	Н	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	DATA0
	09	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	DAIAU
	70	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	70	NOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	71	READ	Rising	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	DATA1
	7.1	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DAIAI
	72	ACT	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	12	AOI	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-
	73	READA	Rising	Н	Н	Н	L	L	Н	Н	L	L	Н	Н	Н	DATA0
	73	NEADA	Falling	Н	L	Н	L	L	Н	Н	Н	L	Н	L	Н	DAIAU
	74	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	74	1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	75	READ	Rising	Н	Н	Н	Н	Н	L	L	Н	Н	L	L	Н	DATA1
	73	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DAIAI
	76	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	70	1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	_
	77	READ	Rising	Н	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	DATA0
	, ,	I (L) (D	Falling	Н	Н	L	Н	Н	L	Н	L	Н	L	Н	L	Brino
	78	NOP	Rising	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
		1101	Falling	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	79	READ	Rising	Н	Н	Н	Н	Н	L	L	Н	Н	L	L	Н	DATA1
	7.5	NEAD	Falling	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	DAIAI

### [Table 91] AC parameter set for IDD test

Symbol	Data rate	Unit
t <sub>CK</sub>	0.57	ns
RL	24	t <sub>CK</sub>
t <sub>RCDRD</sub>	15	ns
t <sub>RCDWR</sub>	9	ns
t <sub>RAS</sub>	30	ns
t <sub>RP</sub>	15	ns
t <sub>RC</sub>	45	ns
t <sub>FAW</sub>	16	ns
t <sub>RRDS</sub>	4	ns
t <sub>RRDL</sub>	4	ns
<sup>†</sup> RFCab	120	ns

### 8.9 AC Timings

[Table 92] AC Timings @ VDD&VDDQ=1.35V + 0.0405V for 12/14/16Gbps

PARAMETER <sup>1),</sup>	. 2)		SYMBOL	VALU	ES	LINUT	NOTES
PARAMETER "	, –,		STWIBOL	MIN	MAX	UNIT	NOTES
		CK_	t and WCK_t Timin	gs			
CK clock cycle time		PLL on	t	-	-	ns	
CR Clock Cycle line		PLL off	t <sub>CK</sub>	0.5	40	115	
CK clock HIGH-level width			t <sub>CH</sub>	0.45	0.55	t <sub>CK</sub>	
CK clock LOW-level width			t <sub>CL</sub>	0.45	0.55	t <sub>CK</sub>	
Min. CK clock half period			t <sub>HP</sub>	min(t <sub>CH</sub> ,t <sub>CL</sub> )	-	t <sub>CK</sub>	
CK clock frequency	DDR WCK	PLL on	f	-	-	MHz	
CR clock frequency	DDIX WCK	PLL off	f <sub>CK</sub>	25	-	IVII IZ	
CK clock frequency with bank groups d	isabled		f <sub>CKBG</sub>	f <sub>CK</sub> (min)	2000	MHz	3,4
CK clock frequency with bank groups e	nabled and	t <sub>CCDL</sub> = 3 t <sub>CK</sub>	f <sub>CKBG3</sub>	f <sub>CK</sub> (min)	2000	MHz	3
CK clock frequency with WCK2CK aligr	nment at the	balls	f <sub>CKPIN</sub>	f <sub>CK</sub> (min)	250	MHz	5
CK clock frequency in RDQS Mode			f <sub>CKRDQS</sub>	f <sub>CK</sub> (min)	250	MHz	5
CK clock frequency for operation with V	/ <sub>REFC2</sub>		f <sub>CKVREFC2</sub>	f <sub>CK</sub> (min)	-	MHz	6
CK clock frequency for operation with V	/ <sub>REFD2</sub>		f <sub>CKVREFD2</sub>	f <sub>CK</sub> (min)	-	MHz	6
CK clock frequency for WCK-to-CK aut WCK2CK training mode	o synchroniz	zation in	f <sub>CKAUTOSYNC</sub>	f <sub>CK</sub> (min)	500	MHz	7
CK clock frequency for device operation mode enabled	n with LP1 lo	ow power	f <sub>CKLP1</sub>	f <sub>CK</sub> (min)	-	MHz	8
CK clock frequency for device operation Mode enabled	n with Low F	requency	f <sub>CKLF</sub>	f <sub>CK</sub> (min)	250	MHz	9
WCK clock cycle time	DDR WCK	PLL on	t	-	-	ns	10
Work Glock Gyold time	DDIK WOIK	PLL off	t <sub>WCK</sub>	0.125	10		10
WCK clock HIGH-level width			t <sub>WCKH</sub>	0.45	0.55	t <sub>WCK</sub>	11
WCK clock LOW-level width			t <sub>WCKL</sub>	0.45	0.55	t <sub>WCK</sub>	11
Min. WCK clock half period			t <sub>WCKHP</sub>	min (t <sub>WCKH</sub> , t <sub>WCKL</sub> )	-	t <sub>WCK</sub>	
		Command	and Address Input	Timings			
Command Address (CA) input setup tin	ne		t <sub>AS</sub>	0.08	-	ns	12,14,51
Command Address (CA) input hold time	е		t <sub>AH</sub>	0.08	-	ns	12,14,51
Command Address (CA) input pulse wi	dth		t <sub>APW</sub>	0.2	-	ns	12,13,14,51
CKE_n input setup time			t <sub>CKES</sub>	0.14	-	ns	12,51
CKE_n input hold time			t <sub>CKEH</sub>	0.14	-	ns	12,51
CKE_n min. HIGH and LOW pulse widt REFRESH, HIBERNATE SELF REFRE commands		WER-DOWN	t <sub>CKE</sub>	max(10tCK,10)	-	ns	12,13,51
CKE_n min. HIGH and LOW pulse widt	th for CAT c	ommand	t <sub>CKEPW</sub>	0.4	-	ns	12,13,51,53
			WCK2CK Timings			•	•
WCK stop to MRS delay for entering W	CK2CK train	ning	t <sub>WCK2MRS</sub>	3tCK + 10ns	-	ns	
MRS to WCK restart delay after enterin	g WCK2CK	training	t <sub>MRSTWCK</sub>	3tCK + 10ns	-	ns	15
WCK clock frequency for WCK2CK training with WCK stop			fwckstop	-	2000	MHz	
WCK start to WCK phase movement delay			t <sub>WCK2TR</sub>	10	-	t <sub>CK</sub>	
WCK phase change to phase detector	out delay		t <sub>WCK2PH</sub>	10	-	ns	
WCK clock HIGH-level width during WC	CK2CK train	ing	twckhtr	0.45	0.55	t <sub>WCK</sub>	11,16
WCK clock LOW-level width during WC	CK2CK traini	ng	twckltr	0.45	0.55	t <sub>WCK</sub>	11,16
WCK2CK offset when zero offset at	,	IR7 OP0=0 e detector)		-	-		47
phase detector or at balls		IR7 OP0=0 e detector)	<sup>t</sup> WCK2CKPIN	-0.2	0.2	ns	17

[Table 92] AC Timings @ VDD&VDDQ=1.35V + 0.0405V for 12/14/16Gbps

PARAMETER <sup>1), 2)</sup>		SYMBOL	VALU	ES	UNIT	NOTES	
FARAIVIETER			OT WIDOL	MIN	MAX	31411	140123
WCK2CK phase offset upon	DDR WCK (MR7 OP4=0)	MR7 OP0=0 (at phase detector)		-0.2	0.2	t <sub>CK</sub>	18
WCK2CK training exit	DDR SCK (MR7 OP4=1)	MR7 OP0=0 (at phase detector)	<sup>t</sup> WCK2CKSYNC	-0.1	0.1	t <sub>CK</sub>	10
WCK2CK phase offset	DDR WCK	MR7 OP0=0 (at phase detector)	t <sub>WCK2CK</sub>	-0.4	0.4	t <sub>CK</sub>	19
		Data I	nput and Output Tin	nings			
WCK to DQ/DBI_n offset for input da	ta	PLL on	twck2dqi	-	-	ns	20,50
Work to ba/bbi_it offset for input da	ta	PLL off	WCK2DQI	0.1	0.6	113	20,50
WCK to DQ/DBI n/EDC offset for ou	tnut data	PLL on	twavanaa	-	-	ns	21,22,50
Work to be bbi_ii/Lbo offset for ou	ipui data	PLL off	<sup>t</sup> WCK2DQO	0.2	0.8	113	21,22,00
DQ/DBI_n input pulse width			t <sub>DIPW</sub>	60	-	ps	23,24,51
DQ/DBI n data input valid window		PLL on	tonne	50	-	ps	23,25,51
		PLL off	t <sub>DIVW</sub>	50	-	ps	
DQ/DBI_n input skew	·		t <sub>DQDQI</sub>	-100	100	ps	26,50
DQ/DBI_n/EDC output skew			t <sub>DQDQO</sub>	-125	125	ps	18,50
		R	low Access Timings				
ACTIVATE to ACTIVATE command	period		t <sub>RC</sub>	45	-	ns	
ACTIVATE to PREab / PREpb comm	and period		t <sub>RAS</sub>	30	9 * t <sub>REFI</sub>	ns	28
ACTIVATE to READ command delay	1		t <sub>RCDRD</sub>	15	-	ns	
ACTIVATE to WRITE command dela	у		t <sub>RCDWR</sub>	9	-	ns	
ACTIVATE to RDTR command delay		t <sub>RCDRTR</sub>	1tCK + 4	-	ns		
ACTIVATE to WRTR command delay		t <sub>RCDWTR</sub>	1tCK + 8	-	ns		
ACTIVATE to LDFF command delay		t <sub>RCDLTR</sub>	1tCK + 4	-	ns		
REFab to RDTR or WRTR command	l delay		t <sub>REFTR</sub>	1tCK + 12	-	ns	
ACTIVATE bank A to ACTIVATE bar bank group			t <sub>RRDL</sub>	max(4, 2tCK)	-	ns	29
ACTIVATE bank A to ACTIVATE bar different bank groups	nk B command	d delay	t <sub>RRDS</sub>	max(4, 2tCK)	-	ns	30
Four bank ACTIVATE window			t <sub>FAW</sub>	max(16, 8tCK)	-	ns	31
REFpb / REFp2b to ACTIVATE or RI delay	EFpb / REFp2	b command	t <sub>RREFD</sub>	max(8, 2tCK)	-	ns	32
READ to PREab / PREpb command delay same bank v	vith bank grou	ıps enabled	t <sub>RTPL</sub>	4	-	t <sub>CK</sub>	33
READ to PREab / PREpb command delay same bank v		ıps disabled	t <sub>RTPS</sub>	2	-	t <sub>CK</sub>	34
PREpb to PREab / PREpb command	delay		t <sub>PPD</sub>	0.57	-	ns	
PREab / PREpb command period			t <sub>RP</sub>	15	-	ns	
WRITE recovery time		•	t <sub>WR</sub>	15	-	ns	
			lumn Access Timino	js I			
RD/WR bank A to RD/WR bank B co group			t <sub>CCDL</sub>	3 / 4	-	t <sub>CK</sub>	29, 35
RD/WR bank A to RD/WR bank B co groups			t <sub>CCDS</sub>	2	-	t <sub>CK</sub>	30, 36
WDM/WSM bank A to WDM/WSM/W same bank	OIVI Dank A Co	onimand delay	t <sub>CCDMW</sub>	2(TBD) 4	-	t <sub>CK</sub>	
LDFF to LDFF command cycle time	W.		t <sub>LTLTR</sub>	4	-	t <sub>CK</sub>	
LDFF(1111) to RDTR command dela	•		t <sub>LTRTR</sub>	·	-	t <sub>CK</sub>	
READ or RDTR to LDFF command of	leiay		t <sub>RDTLT</sub>	CLmrs + 5	-	t <sub>CK</sub>	
WRITE to LDFF command delay			t <sub>WRTLT</sub>	WLmrs + 6	-	t <sub>CK</sub>	

[Table 92] AC Timings @ VDD&VDDQ=1.35V + 0.0405V for 12/14/16Gbps

PARAMETER <sup>1), 2)</sup>	SYMBOL	VALU	ES	UNIT	NOTES
PARAMETER " /	STWIBOL	MIN	MAX	UNII	NOTES
WRTR to RDTR command delay	t <sub>WTRTR</sub>	WLmrs + 4	-	t <sub>CK</sub>	
WRITE to WRTR command delay	t <sub>WRWTR</sub>	2	-	t <sub>CK</sub>	
Internal WRITE to READ command delay same bank group	t <sub>WTRL</sub>	4tCK + 4	-	ns	29
Internal WRITE to READ command delay different bank groups	t <sub>WTRS</sub>	2tCK + 4	-	ns	30
READ or RDTR to WRITE or WRTR command delay	t <sub>RTW</sub>	CLmrs + BL/4 - WLmrs + (bus turn around time)/tCK + 3	-	ns	37
Power-Do	wn and Refresh	Timings			
Self Refresh entry to exit time	t <sub>CKESR</sub>	max(10tCK,10)	-	ns	
Hibernate Self Refresh entry to exit time	t <sub>HSRF</sub>	max(10tCK,10)	-	ns	
Valid CK clocks required after SELF REFRESH ENTRY	t <sub>CKSRE</sub>	10	-	t <sub>CK</sub>	
Valid CK clocks required before SEF REFRESH EXIT	t <sub>CKSRX</sub>	10	_	t <sub>CK</sub>	
READ to SELF REFRESH ENTRY or POWER-DOWN ENTRY command delay	t <sub>RDSRE</sub>	CLmrs + CRCRL +	-	t <sub>CK</sub>	38
WRITE to SELF REFRESH ENTRY or POWER-DOWN ENTRY command delay	t <sub>WRSRE</sub>	WLmrs + max(tDAL/tCK + 6, CRCWL + 6)	-	t <sub>CK</sub>	39
ACTIVATE to POWER-DOWN ENTRY command delay	t <sub>ACTPDE</sub>	2	-	t <sub>CK</sub>	
PREab / PREpb to POWER-DOWN ENTRY command delay	t <sub>PREPDE</sub>	2	-	t <sub>CK</sub>	
REFab / REFpb / REFp2b to POWER-DOWN ENTRY command delay	t <sub>REFPDE</sub>	Max(4ns/tCK, 4)	-	t <sub>CK</sub>	
MRS to POWER-DOWN ENTRY command delay	t <sub>MRSPDE</sub>	t <sub>MOD(min)</sub>	-	t <sub>CK</sub>	
REFab command period	t <sub>RFCab</sub>	120	-	ns	
REFpb / REFp2b command period	t <sub>RFCpb</sub>	60	-	ns	
SELF REFRESH EXIT to any command delay	t <sub>XS</sub>	max(tRFCab/ tCK,20)	-	t <sub>CK</sub>	40,54
CKE_n LOW pulse width to exit from Hibernate Self Refresh mode	t <sub>XHP</sub>	10	-	ns	
Exit Hibernate Self Refresh to SELF REFRESH EXIT command delay	t <sub>XSH</sub>	500	-	μs	
REFab / REFpb / REFp2b period	$t_{REF}$	-	32	ms	
Average periodic refresh interval with REFab command	t <sub>REFI</sub>	-	1.9	μs	41
Average periodic refresh interval with REFpb / REFp2b command	t <sub>REFIPB</sub>	-	t <sub>REFI</sub> / 16 or t <sub>REFI</sub> / 8	us	
REFab to REFab command period required for impedance calibration updates	t <sub>ABREF</sub>	1	-	ms	42
Power-down entry to exit time	t <sub>PD</sub>	max(10tCK,10)	9*tREFI	ns	
NOP commands required upon POWER-DOWN and SELF REFRESH ENTRY	t <sub>CPDED</sub>	10	-	t <sub>CK</sub>	52
POWER-DOWN exit time	t <sub>XP</sub>	12	-	t <sub>CK</sub>	54
Hibernate self refresh entry to V <sub>DDQ</sub> power-off ramp delay	t <sub>VOFF</sub>	100	-	ns	
Minimum V <sub>DDQ</sub> off duration in hibernate mode	t <sub>VON</sub>	1	-	ms	
V <sub>DDQ</sub> stable to CKE_n stable HIGH delay	t <sub>CTEN</sub>	-	1	ms	
V <sub>DDQ</sub> stable to exit from hibernate mode delay	t <sub>HEX</sub>	2	-	ms	
Misc	cellaneous Timi	ngs			
MODE REGISTER SET command period	t <sub>MRD</sub>	max(10tCK,10)	-	t <sub>CK</sub>	43
MODE REGISTER SET command update delay	t <sub>MOD</sub>	max(10tCK,10)	-	t <sub>CK</sub>	43
PLL/DLL enable to PLL/DLL lock delay	t <sub>LK</sub>	-	-	t <sub>CK</sub>	
PLL/DLL enable to PLL/DLL lock delay with PLL Fast Lock (MR7 OP1) enabled	t <sub>FLK</sub>	-	-	t <sub>CK</sub>	44
Required time for duty cycle corrector (DCC)	t <sub>DCC</sub>	-	-	t <sub>CK</sub> /ns	45
DVS voltage stabilization time	t <sub>VS</sub>	_		μs	
	٠٧٥			F	

### [Table 92] AC Timings @ VDD&VDDQ=1.35V + 0.0405V for 12/14/16Gbps

PARAMETER <sup>1), 2)</sup>	SYMBOL	VALU	ES	UNIT	NOTES
PARAMETER	STWIDGE	MIN	MAX	ONT	NOTES
REFab to calibration update complete delay	t <sub>KO</sub>	-	1tCK + 12ns	ns	
V <sub>REFC</sub> to V <sub>REFC2</sub> reference voltage settling time	t <sub>VREFC2</sub>	-	-	ns	46
V <sub>REFC</sub> reference voltage level change settling time	t <sub>VREFC</sub>	-	-	ns	47
V <sub>REFD</sub> reference voltage level change settling time	t <sub>VREFD</sub>	-	-	ns	48
V <sub>REFD</sub> to V <sub>REFD2</sub> reference voltage settling time	t <sub>VREFD2</sub>	-	-	ns	49
CA[6:0] and EDC setup time before RESET_n de-assertion	t <sub>ATS</sub>	10	-	ns	
CA[6:0] and EDC hold time after RESET_n de-assertion	t <sub>ATH</sub>	10	-	ns	
CAT command to data out delay	t <sub>ADR</sub>	-	2tCK + 10ns	ns	
CADT off to DQ/DBI_n in ODT state delay	t <sub>ADZ</sub>	-	1tCK + 10ns	ns	
Vendor ID on	t <sub>WRIDON</sub>	-	1tCK + 10ns	ns	
Vendor ID off	twridoff	-	1tCK + 10ns	ns	

### [Table 93] AC Timings @ VDD&VDDQ=1.25V + 0.0375V for 10/12/14Gbps

PARAMETER <sup>1), 2)</sup>		SYMBOL	VALU	VALUES			
PARAMETER	PARAWETER "		STWIDOL	MIN	MAX	UNIT	NOTES
		CK_	t and WCK_t Timin	gs			<u> </u>
PLL on		PLL on		-	-		
CK clock cycle time		PLL off	t <sub>CK</sub>	0.57	40	ns	
CK clock HIGH-level width			t <sub>CH</sub>	0.45	0.55	t <sub>CK</sub>	
CK clock LOW-level width			t <sub>CL</sub>	0.45	0.55	t <sub>CK</sub>	
Min. CK clock half period			t <sub>HP</sub>	min(t <sub>CH</sub> ,t <sub>CL</sub> )	-	t <sub>CK</sub>	
CK clock frequency	DDR WCK	PLL on	f	-	-	MHz	
CK Clock frequency	DDK WCK	PLL off	f <sub>CK</sub>	25	-	IVITZ	
CK clock frequency with bank groups	disabled		f <sub>CKBG</sub>	f <sub>CK</sub> (min)	1750	MHz	3,4
CK clock frequency with bank groups	enabled and	t <sub>CCDL</sub> = 3 t <sub>CK</sub>	f <sub>CKBG3</sub>	f <sub>CK</sub> (min)	1750	MHz	3
CK clock frequency with WCK2CK ali	gnment at the	balls	f <sub>CKPIN</sub>	f <sub>CK</sub> (min)	250	MHz	5
CK clock frequency in RDQS Mode			f <sub>CKRDQS</sub>	f <sub>CK</sub> (min)	250	MHz	5
CK clock frequency for operation with	V <sub>REFC2</sub>		f <sub>CKVREFC2</sub>	f <sub>CK</sub> (min)	-	MHz	6
CK clock frequency for operation with	V <sub>REFD2</sub>		f <sub>CKVREFD2</sub>	f <sub>CK</sub> (min)	-	MHz	6
CK clock frequency for WCK-to-CK auto synchronization in WCK2CK training mode		f <sub>CKAUTOSYNC</sub>	f <sub>CK</sub> (min)	500	MHz	7	
CK clock frequency for device operation mode enabled	on with LP1 lo	ow power	f <sub>CKLP1</sub>	f <sub>CK</sub> (min)	-	MHz	8
CK clock frequency for device operation Mode enabled	on with Low F	requency	f <sub>CKLF</sub>	f <sub>CK</sub> (min)	250	MHz	9
WCK clock cycle time	DDR WCK	PLL on	+	-	-	no	10
WCR clock cycle time	DDK WCK	PLL off	t <sub>WCK</sub>	0.1425	10	ns	10
WCK clock HIGH-level width			t <sub>WCKH</sub>	0.45	0.55	t <sub>WCK</sub>	11
WCK clock LOW-level width			t <sub>WCKL</sub>	0.45	0.55	t <sub>WCK</sub>	11
Min. WCK clock half period			t <sub>WCKHP</sub>	min (t <sub>WCKH</sub> , t <sub>WCKL</sub> )	-	t <sub>WCK</sub>	
		Command	and Address Input	t Timings			
Command Address (CA) input setup time		t <sub>AS</sub>	0.1	-	ns	12,14,51	
Command Address (CA) input hold tin	ne		t <sub>AH</sub>	0.1	-	ns	12,14,51
Command Address (CA) input pulse w	vidth		t <sub>APW</sub>	0.25	-	ns	12,13,14,5
CKE_n input setup time			t <sub>CKES</sub>	0.14	-	ns	12,51
CKE_n input hold time			t <sub>CKEH</sub>	0.14	-	ns	12,51

[Table 93] AC Timings @ VDD&VDDQ=1.25V + 0.0375V for 10/12/14Gbps

			VALUES				
PARAMETER	1), 2)		SYMBOL	MIN	MAX	UNIT	NOTES
CKE_n min. HIGH and LOW pulse wi REFRESH, HIBERNATE SELF REFF commands		WER-DOWN	t <sub>CKE</sub>	max(10tCK,10)	-	ns	12,13,51
CKE n min. HIGH and LOW pulse width for CAT command		ommand	t <sub>CKEPW</sub>	0.4	_	ns	12,13,51,53
			WCK2CK Timings				, , ,
WCK stop to MRS delay for entering \	WCK2CK train	ning	t <sub>WCK2MRS</sub>	3tCK + 11ns	-	ns	
MRS to WCK restart delay after enter			tmrstwck	3tCK + 11ns	-	ns	15
WCK clock frequency for WCK2CK tra			fwckstop	-	2000	MHz	
WCK start to WCK phase movement	delay	· · ·	t <sub>WCK2TR</sub>	10	_	t <sub>CK</sub>	
WCK phase change to phase detecto	r out delay		twck2PH	11	_	ns	
WCK clock HIGH-level width during V	VCK2CK train	ing	t <sub>WCKHTR</sub>	0.45	0.55	t <sub>WCK</sub>	11,16
WCK clock LOW-level width during W			t <sub>WCKLTR</sub>	0.45	0.55	t <sub>WCK</sub>	11,16
		1R7 OP0=0	WORLTK			WOR	·
WCK2CK offset when zero offset at	(at phase	e detector)	twck2ckpin	-	-	ns	17
phase detector or at balls		IR7 OP0=0 e detector)	WCK2CKPIN	-0.2	0.2	113	.,
WCK2CK phase offset upon	DDR WCK (MR7 OP4=0)	MR7 OP0=0 (at phase detector)	+	-0.2	0.2	t <sub>CK</sub>	18
WCK2CK training exit	DDR SCK (MR7 OP4=1)	MR7 OP0=0 (at phase detector)	<sup>t</sup> wck2cksync	-0.1	0.1	t <sub>CK</sub>	10
WCK2CK phase offset	DDR WCK	MR7 OP0=0 (at phase detector)	t <sub>WCK2CK</sub>	-0.4	0.4	t <sub>CK</sub>	19
		Data I	nput and Output Tir	nings			
WCK to DQ/DBI n offset for input dat	•	PLL on	4	-	-	ns	20,50
WCK to DQ/DBI_II offset for input dat	а	PLL off	twck2dqi	0.1	0.6		20,30
WCK to DQ/DBI n/EDC offset for out	nut data	PLL on	t	-	-	ns	21,22,50
WCK to boybbi_ii/Ebc offset for out	pui uaia	PLL off	t <sub>WCK2DQO</sub>	0.2	0.8	115	21,22,30
DQ/DBI_n input pulse width			t <sub>DIPW</sub>	68	-	ps	23,24,51
DQ/DBI n data input valid window		PLL on	t	60	-	ps	23,25,51
DQ/DBI_II data Input valid window		PLL off	t <sub>DIVW</sub>	60	-	ps	23,23,31
DQ/DBI_n input skew			t <sub>DQDQI</sub>	-100	100	ps	26,50
DQ/DBI_n/EDC output skew			t <sub>DQDQO</sub>	-125	125	ps	18,50
		F	low Access Timings	5			
ACTIVATE to ACTIVATE command p	eriod		t <sub>RC</sub>	51	-	ns	
ACTIVATE to PREab / PREpb comma	and period		t <sub>RAS</sub>	34	9 * t <sub>REFI</sub>	ns	28
ACTIVATE to READ command delay			t <sub>RCDRD</sub>	17	-	ns	
ACTIVATE to WRITE command delay	/		t <sub>RCDWR</sub>	11	-	ns	
ACTIVATE to RDTR command delay			t <sub>RCDRTR</sub>	1tCK + 5	-	ns	
ACTIVATE to WRTR command delay	,		t <sub>RCDWTR</sub>	1tCK + 9	-	ns	
ACTIVATE to LDFF command delay			t <sub>RCDLTR</sub>	1tCK + 5	-	ns	
REFab to RDTR or WRTR command	delay		t <sub>REFTR</sub>	1tCK + 12	-	ns	
ACTIVATE bank A to ACTIVATE ban bank group	k B command	l delay same	t <sub>RRDL</sub>	max(6, 2tCK)	-	ns	29
ACTIVATE bank A to ACTIVATE ban different bank groups	k B command	l delay	t <sub>RRDS</sub>	max(6, 2tCK)	-	ns	30
Four bank ACTIVATE window			t <sub>FAW</sub>	max(24, 8tCK)	-	ns	31
REFpb / REFp2b to ACTIVATE or RE delay	Fpb / REFp2	b command	t <sub>RREFD</sub>	max(12, 2tCK)	-	ns	32

[Table 93] AC Timings @ VDD&VDDQ=1.25V + 0.0375V for 10/12/14Gbps


PARAMETER <sup>1), 2)</sup>	SYMBOL		ES	UNIT	NOTES
FARAWETER " /	STWIBOL	MIN	MAX	UNIT	NOTES
READ to PREab / PREpb command delay same bank with bank groups enabled	t <sub>RTPL</sub>	4	-	t <sub>CK</sub>	33
READ to PREab / PREpb command delay same bank with bank groups disabled	t <sub>RTPS</sub>	2	-	t <sub>CK</sub>	34
PREpb to PREab / PREpb command delay	t <sub>PPD</sub>	0.83	-	ns	
PREab / PREpb command period	t <sub>RP</sub>	17	-	ns	
WRITE recovery time	t <sub>WR</sub>	17	-	ns	
Co	lumn Access Timir	ıgs			
RD/WR bank A to RD/WR bank B command delay same bank group	t <sub>CCDL</sub>	3 / 4	-	t <sub>CK</sub>	29, 35
RD/WR bank A to RD/WR bank B command delay different bank groups	t <sub>CCDS</sub>	2	-	t <sub>CK</sub>	30, 36
WDM/WSM bank A to WDM/WSM/WOM bank A command delay same bank	t <sub>CCDMW</sub>	2(TBD)	-	t <sub>CK</sub>	
LDFF to LDFF command cycle time	t <sub>LTLTR</sub>	4	-	t <sub>CK</sub>	
LDFF(1111) to RDTR command delay	t <sub>LTRTR</sub>	4	-	t <sub>CK</sub>	
READ or RDTR to LDFF command delay	t <sub>RDTLT</sub>	CLmrs + 5	-	t <sub>CK</sub>	
NRITE to LDFF command delay	t <sub>WRTLT</sub>	WLmrs + 6	-	t <sub>CK</sub>	
WRTR to RDTR command delay	t <sub>WTRTR</sub>	WLmrs + 4	-	t <sub>CK</sub>	
WRITE to WRTR command delay	t <sub>WRWTR</sub>	2	-	t <sub>CK</sub>	
nternal WRITE to READ command delay same bank group	t <sub>WTRL</sub>	4tCK + 4	-	ns	29
nternal WRITE to READ command delay different bank groups	t <sub>WTRS</sub>	2tCK + 4	-	ns	30
READ or RDTR to WRITE or WRTR command delay	t <sub>RTW</sub>	CLmrs + BL/4 - WLmrs + (bus turn around time)/tCK + 3	-	ns	37
Power-I	Down and Refresh	Timings			
Self Refresh entry to exit time	t <sub>CKESR</sub>	max(10tCK,10)	-	ns	
Hibernate Self Refresh entry to exit time	t <sub>HSRF</sub>	max(10tCK,10)		ns	
Valid CK clocks required after SELF REFRESH ENTRY	t <sub>CKSRE</sub>	10	-	t <sub>CK</sub>	
Valid CK clocks required before SEF REFRESH EXIT	t <sub>CKSRX</sub>	10	-	t <sub>CK</sub>	
READ to SELF REFRESH ENTRY or POWER-DOWN ENTRY command delay	t <sub>RDSRE</sub>	CLmrs + CRCRL + 6	-	t <sub>CK</sub>	38
WRITE to SELF REFRESH ENTRY or POWER-DOWN ENTRY command delay	t <sub>WRSRE</sub>	WLmrs + max(tDAL/tCK + 6, CRCWL + 6)	-	t <sub>CK</sub>	39
ACTIVATE to POWER-DOWN ENTRY command delay	t <sub>ACTPDE</sub>	2	-	t <sub>CK</sub>	
PREab / PREpb to POWER-DOWN ENTRY command delay	t <sub>PREPDE</sub>	2	-	t <sub>CK</sub>	
REFab / REFpb / REFp2b to POWER-DOWN ENTRY command delay	t <sub>REFPDE</sub>	Max(4ns/tCK, 4)	-	t <sub>CK</sub>	
MRS to POWER-DOWN ENTRY command delay	t <sub>MRSPDE</sub>	t <sub>MOD(min)</sub>	-	t <sub>CK</sub>	
REFab command period	t <sub>RFCab</sub>	120	-	ns	
REFpb / REFp2b command period	t <sub>RFCpb</sub>	60	-	ns	
SELF REFRESH EXIT to any command delay	t <sub>XS</sub>	max(tRFCab/ tCK,20)	-	t <sub>CK</sub>	40,54
CKE in LOW nulses width to exit from Libermants Call Deferre	t <sub>XHP</sub>	12	-	ns	
mode			_	μs	
mode Exit Hibernate Self Refresh to SELF REFRESH EXIT command delay	t <sub>XSH</sub>	500		· ·	
mode Exit Hibernate Self Refresh to SELF REFRESH EXIT command delay REFab / REFpb / REFp2b period	t <sub>REF</sub>	500	32	ms	
CKE_n LOW pulse width to exit from Hibernate Self Refresh mode  Exit Hibernate Self Refresh to SELF REFRESH EXIT command delay  REFab / REFpb / REFp2b period  Average periodic refresh interval with REFab command				· ·	41

### [Table 93] AC Timings @ VDD&VDDQ=1.25V + 0.0375V for 10/12/14Gbps

PARAMETER <sup>1), 2)</sup>	SYMBOL	VALU	IES	UNIT	NOTES
PARAMETER ""-"	STMBOL	MIN	MAX	UNII	
REFab to REFab command period required for impedance calibration updates	t <sub>ABREF</sub>	1	-	ms	42
Power-down entry to exit time	t <sub>PD</sub>	max(10tCK,10)	9*tREFI	ns	
NOP commands required upon POWER-DOWN and SELF REFRESH ENTRY	t <sub>CPDED</sub>	10	-	t <sub>CK</sub>	52
POWER-DOWN exit time	t <sub>XP</sub>	12	-	t <sub>CK</sub>	54
Hibernate self refresh entry to V <sub>DDQ</sub> power-off ramp delay	t <sub>VOFF</sub>	100	-	ns	
Minimum V <sub>DDQ</sub> off duration in hibernate mode	t <sub>VON</sub>	1	-	ms	
V <sub>DDQ</sub> stable to CKE_n stable HIGH delay	t <sub>CTEN</sub>	-	1	ms	
V <sub>DDQ</sub> stable to exit from hibernate mode delay	t <sub>HEX</sub>	2	-	ms	
n e	Miscellaneous Timing	s			
MODE REGISTER SET command period	t <sub>MRD</sub>	max(10tCK,10)	-	t <sub>CK</sub>	43
MODE REGISTER SET command update delay	t <sub>MOD</sub>	max(10tCK,10)	-	t <sub>CK</sub>	43
PLL/DLL enable to PLL/DLL lock delay	t <sub>LK</sub>	-	-	t <sub>CK</sub>	
PLL/DLL enable to PLL/DLL lock delay with PLL Fast Lock (MR7 OP1) enabled	t <sub>FLK</sub>	-	-	t <sub>CK</sub>	44
Required time for duty cycle corrector (DCC)	t <sub>DCC</sub>	-	-	t <sub>CK</sub> /ns	45
DVS voltage stabilization time	t <sub>VS</sub>	-	-	μs	
REFab to calibration update complete delay	t <sub>KO</sub>	-	1tCK + 12ns	ns	
V <sub>REFC</sub> to V <sub>REFC2</sub> reference voltage settling time	t <sub>VREFC2</sub>	-	-	ns	46
V <sub>REFC</sub> reference voltage level change settling time	t <sub>VREFC</sub>	-	-	ns	47
V <sub>REFD</sub> reference voltage level change settling time	t <sub>VREFD</sub>	-	-	ns	48
V <sub>REFD</sub> to V <sub>REFD2</sub> reference voltage settling time	t <sub>VREFD2</sub>	-	-	ns	49
CA[6:0] and EDC setup time before RESET_n de-assertion	t <sub>ATS</sub>	12	-	ns	
CA[6:0] and EDC hold time after RESET_n de-assertion	t <sub>ATH</sub>	12	-	ns	
CAT command to data out delay	t <sub>ADR</sub>	-	2tCK + 12ns	ns	
CADT off to DQ/DBI_n in ODT state delay	t <sub>ADZ</sub>	-	1tCK + 12ns	ns	
Vendor ID on	t <sub>WRIDON</sub>	-	1tCK + 12ns	ns	
Vendor ID off	t <sub>WRIDOFF</sub>	-	1tCK + 12ns	ns	

#### NOTE:

- 1) All parameters assume proper device initialization.
- 2) Tests for AC timing may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage and temperature range specified.
- 3) Parameter f<sub>CKBG3</sub> is required for those devices supporting both 3 \* t<sub>CK</sub> and 4 \* t<sub>CK</sub> settings for bank groups. Devices supporting only 3 \* t<sub>CK</sub> or 4 \* t<sub>CK</sub> need only to specify f<sub>CKBG</sub>
- 4) Bank Group Frequency ranges.



- 5) Parameter  $f_{CKVREFC2}$  applies when the CA input reference voltage in MR7, OP6 (Half VREFC) is set to VREFC2.
- 6) Parameter f<sub>CKVREFD2</sub> applies when the data input reference voltage in MR7, OP7 (Half VREFD) is set to VREFD2.
- 7) Parameter f<sub>CKAUTOSYNC</sub> applies when WCK2CK Auto Synchronization is enabled in MR7, OP4.
- 8) Parameter f<sub>CKI P1</sub> applies when Low Power Mode LP1 is enabled in MR5, OP0. LP1 is optional.
- 9) Parameter f<sub>CKLF</sub> applies when Low Frequency Mode is enabled in MR7, OP3.
- 10) By definition the nominal WCK clock cycle time always is 1/2 or 1/4 of the CK clock cycle time depending on the selected WCK Ratio (not including jitter). 11) The phase relationship between WCK\_t/WCK\_c and CK\_t/CK\_c clocks must meet the t<sub>WCK2CK</sub> specification.

- 12) CA and CKE\_n input timings are referenced to V<sub>REFC</sub>.

  13) CA and CKE\_n input pulse widths are design targets. The values will be characterized but not tested on each device.
- 14) CA input timings are only valid with CABI\_n being enabled and a maximum of 5 CA inputs driven LOW in 2 channel mode or 7 CA inputs driven LOW in PC mode.
- 15) Parameter may be specified as a combination of t<sub>CK</sub> and ns.
- 16) Parameters t<sub>WCKHTR</sub> and t<sub>WCKLTR</sub> specify the max. allowed WCK clock-to-clock phase shift during WCK2CK training. For READ and WRITE bursts use t<sub>WCKH</sub> and t<sub>WCKL</sub>.
- 17) Parameter two kackpin defines the WCK2CK phase offset range at the CK and WCK balls for ideal (phase = 0°) clock alignment at the device's phase detector. The minimum and maximum values could be negative or positive numbers, depending on the selected WCK2CK alignment point, PLL-on or PLL-off mode and design implementa-
- 18) Parameter t<sub>WCK2CKSYNC</sub> defines the max. phase offset from the ideal (phase = 0°) clock alignment at the device's phase detector, where the internal logic synchronizes the CK and WCK clocks; it is expected to be a fraction of t<sub>WCK2CK</sub>.
- 19) Parameter t<sub>WCK2CK</sub> defines the max. phase offset from the ideal (phase = 0°) clock alignment at the device's phase detector.
- 20) Parameter twck2DQI defines the WCK to DQ/DBI\_n time delay range for WRITEs for PLL-on and PLL-off mode. The minimum and maximum values could be negative or positive numbers, depending on design implementation and PLL-on or PLL-off mode. They also vary across PVT. Data training is required to determine the actual two across PVT. value for reliable WRITE operation.
- 21) Parameter twck2DOO defines the WCK to DQ/DBI\_n/EDC time delay range for READs for PLL-on and PLL-off mode. The minimum and maximum values could be negative or positive numbers, depending on design implementation and PLL-on or PLL-off mode. They also vary across PVT. Data training is required to determine the actual t<sub>WCK2DQO</sub> value for reliable READ operation.
- 22) Outputs measured with equivalent load (vendor specific) terminated to V<sub>DDQ</sub>.
- 23) DQ/DBI\_n input timings are valid only with DBI being enabled and a maximum of 4 data inputs per byte driven LOW.
- 24) The data input pulse width, t<sub>DIPW</sub>, defines the minimum positive or negative input pulse width for any one worst-case channel required for proper propagation of an external signal to the receiver. t<sub>DIPW</sub> is independent of the PLL/DLL mode. In general t<sub>DIPW</sub> is larger than t<sub>DIVW</sub>.
- 25) The data input valid window, t<sub>DIVW</sub>, defines the time region where input data must be valid for reliable data capture at the receiver for any one worst case channel. It accounts for jitter between data and clock at the latching point introduced in the path between the DRAM pads and the latching point. Any additional jitter introduced into the source signals (e.g., within the system before the DRAM pad) must be accounted for in the final timing budget together with the chosen PLL/DLL mode and bandwidth. toliv is defined for PLL/DLL off and on mode separately. In the case of PLL/DLL on, toliv must be specified for each supported bandwidth. In general toliv is smaller than
- 26) tDQDQI defines the maximum skew among all DQ/DBI\_n inputs of a byte under worst case conditions. Parameter tWCK2DQI defines the mean value of the earliest and latest DQ/DBI\_n pin, tDQDQI(min) the negative offset to tWCK2DQI for the earliest DQ/DBI\_n pin and tDQDQI(max) the positive offset to tWCK2DQI for the latest DQ/DBI\_n pin.
- 27) t<sub>DQDQO</sub> defines the maximum skew among all DQ/DBI\_n/EDC outputs of a byte under worst case conditions. Parameter t<sub>WCK2DQO</sub> defines the mean value of the earliest and latest DQ/DBI\_n/EDC pin, tDQDQO(min) the negative offset to tWCK2DQO for the earliest DQ/DBI\_n/EDC pin and tDQDQO(max) the positive offset to tWCK2DQO for the latest DQ/DBI\_n/EDC pin.
- 28) For READs and WRITEs with AUTO PRECHARGE enabled the device will hold off the internal PRECHARGE until t<sub>RAS</sub>(min) has been satisfied.
- 29) Parameter applies when bank groups are enabled and consecutive commands access the same bank group.
- 30) Parameter applies when bank groups are disabled or consecutive commands access different bank groups.
- 31) Not more than 4 ACTIVATE commands are allowed within period.
- 32) Parameter applies between any two REFpb / REFp2b commands and between a REFpb / REFp2b command and a subsequent ACTIVATE command to a different bank.
- 33) Parameter applies when bank groups are enabled and READ and PRECHARGE commands access the same bank.
- 34) Parameter applies when bank groups are disabled or READ and PRECHARGE commands access the same bank.
- 35) t<sub>CCDL</sub> is either for gapless consecutive READ or gapless consecutive WRITE commands.
- 36) t<sub>CCDS</sub> is either for gapless consecutive READ or RDTR (any combination), gapless consecutive WRITE, or gapless consecutive WRTR commands.
- 37) t<sub>RTW</sub> is not a device limit but determined by the system bus turnaround time. The difference between t<sub>WCK2DQO</sub> and t<sub>WCK2DQI</sub> shall be considered in the calculation of the bus turnaround time.
- 38) Read data including CRC data must have been clocked out before entering self refresh or power-down mode.
- 39) Write data must have been written to the memory core, and CRC data must have been clocked out before entering self refresh or power-down mode.
- 40) Time for WCK2CK training and data training not included.
- 41) A maximum of 8 consecutive REFab commands can be posted to a device, meaning that the maximum absolute interval between any REFab command and the next REFab command is 9 \* t<sub>REFL</sub>
- 42) tabref is relevant only when refresh is normally performed using the REFpb / REFp2b command. REFab commands must be issued at a minimum rate of tabref to allow impedance updates from the auto-calibration engine to occur.
- 43) t<sub>MRD</sub> is less than or equal to t<sub>MOD</sub>. See MODE REGISTER SET command section for more details on t<sub>MOD</sub> and t<sub>MRD</sub>
- 44) Replaces parameter t<sub>LK</sub> when PLL Fast Lock has been enabled prior to the PLL/DLL enable or reset.
- 45) The parameter may be specified in  $t_{\mbox{\footnotesize{CK}}}$  or ns (vendor specific)
- 46) The parameter applies when the CA reference voltage selection in MR7, OP6 (Half VREFC) has changed.
- 47) The parameter applies when the V<sub>REFC</sub> level has been changed in MR10. t<sub>VREFC</sub> is a constant value for the device, and is referenced from the MRS command to when the 90% level of the delta between old and new V<sub>REFC</sub> voltage has been reached.



### **GDDR6 SGRAM**

- 48) The parameter applies when the V<sub>REFD</sub> level has been changed in MR6 or MR9. t<sub>VREFD</sub> is a constant value for the device, and is referenced from the MRS command to

- when the 90% level of the delta between old and new V<sub>REFD</sub> voltage has been reached.

  49) The parameter applies when the data reference voltage selection in MR7, OP7 (Half VREFD) has changed.

  50) The parameter applies to WCK per byte or WCK per word depending on device implementation.

  51) This parameter is for DRAM design only and valid on the silicon die at the input of the receiver. It is not intended to be measured.

  52) After issuing PDE or SRE command, NOP (1) commands and CABI\_n = HIGH (if CABI is enabled) are required for a minimum of t<sub>CPDED</sub> after POWER-DOWN or SELF
- REFRESH entry.

  53) The scope of tCKEPW is limited to CAT commands in Command Address Training. Refer to parameters tPD and tXP for the minimum CKE\_n pin HIGH and LOW pulse width states in conjunction with power-down, and parameters tCKESR, tXS, tHSRF, tXHP and tXSH for the minimum CKE\_n pin HIGH and LOW pulse width states in conjunction with self refresh and hibernate self refresh.
- 54) After issuing PDX or SRX command, NOP (1) commands and CABI\_n = HIGH (if CABI is enabled) are required for a minimum of t<sub>XP</sub> after POWER-DOWN EXIT or t<sub>XS</sub> after SELF REFRESH EXIT.



### 8.10 CLOCK-TO-DATA Timing Sensitivity

The availability of clock-to-data (WCK2DQ) timing sensitivity information provides the controller the opportunity to anticipate the impact to timings from variations in environmental conditions (such as changes in voltage or temperature) allowing the controller to take corrective action if necessary (e.g., realigning WCK and DQ).

Variations in relative timing between WCK and data are reported for READ and WRITE paths. The reported values are characterized but not tested in

#### [Table 94] WCK-to-Data-In Timing Sensitivity

PARAMETER		SYMBOL	VALUES	UNIT	NOTES
WCK2DQI Sensitivity to variations in V <sub>DDQ</sub>	PLL on	tiouse		ps/V	1, 2
WCKZDQI Sensitivity to variations in VDDQ		t <sub>l2VQSens</sub>	70	p3/ v	1, 2
WCK2DQI Sensitivity to variations in V <sub>DD</sub>	PLL on	t		ps/V	3, 4
Works Deli definitivity to variations in VDD	PLL off	<sup>t</sup> l2VSens	50	p3/ v	5, 4
WCK2DQI Sensitivity to variations in Tcase	PLL on	t		ps/°C	5, 6
TYONZD QUOCHSILIVITY TO VARIALIONS III TOASE	PLL off	<sup>T</sup> I2TSens	0.2	p3/ C	3, 0

#### NOTE:

- $1) \ tl2VQSens = ((t_{WCK2DQI}(V_{DDQ}(max)) t_{WCK2DQI}(V_{DDQ}(min))) / (V_{DDQ}(max) V_{DDQ}(min))). \\$
- 2) V<sub>DD</sub>(typ), T<sub>case</sub> = 85 °C, worst-case process corner.
- 3)  $tI2VSens = ((t_{WCK2DQI}(V_{DD}(max)) t_{WCK2DQI}(V_{DD}(min))) / (V_{DD}(max) V_{DD}(min)))$ . 4)  $V_{DDQ}(typ)$ ,  $T_{case} = 85$  °C, worst-case process corner.
- $5) \ tI2TSens = ((t_{WCK2DQI}(T_{case}(max)) t_{WCK2DQI}(T_{case}(min))) / \ (T_{case}(max) T_{case}(min))) / \ (T_{case}(min)) / \ (T_{case}(max) T_{case}(min))) / \ (T_{case}(max) T_{case}(min))) / \ (T_{case}(min)) / \ (T_{case}(min)))  \ (T_{case}(min))) / \ (T_{case}(min)) / \ (T_{case}(min)) / \ (T_{case}(min))) / \ (T_{case}(min)) / \ (T_{case}$
- 6) V<sub>DDQ</sub>(typ), V<sub>DD</sub>(typ), worst-case process corner.

#### [Table 95] WCK-to-Data-Out Timing Sensitivity

PARAMETER		SYMBOL	VALUES	UNIT	NOTES
WCK2DQO Sensitivity to variations in V <sub>DDQ</sub>	PLL on	tanuas		ps/V	1, 2
WCKZDQO Serisitivity to variations in V <sub>DDQ</sub>		<sup>L</sup> O2VQSens	150	p3/ v	1, 2
WCK2DOO Sensitivity to variations in V	PLL on	tanua		ps/V	3, 4
WCK2DQO Sensitivity to variations in V <sub>DD</sub>		<sup>t</sup> O2VSens	50	ρ3/ <b>v</b>	5, 4
WCK2DQO Sensitivity to variations in Tcase	PLL on	t		ps/°C	5, 6
WORZE QO Gensilivity to variations in Tease	PLL off	<sup>t</sup> O2TSens	0.3	ps/ C	3, 0

### NOTE:

- $1) \ \text{tO2VQSens} = ((t_{\text{WCK2DQO}}(\text{V}_{\text{DDQ}}(\text{max})) t_{\text{WCK2DQO}}(\text{V}_{\text{DDQ}}(\text{min}))) / (\text{V}_{\text{DDQ}}(\text{max}) \text{V}_{\text{DDQ}}(\text{min}))).$
- 2) V<sub>DD</sub>(typ), T<sub>case</sub> = 85 °C, worst-case process corner.
- 3) tO2VSens = (( $t_{WCK2DQO}(V_{DD}(max)) t_{WCK2DQO}(V_{DD}(min))) / (V_{DD}(max) V_{DD}(min)))$ . 4)  $V_{DDQ}(typ)$ ,  $T_{case} = 85$  °C, worst-case process corner.
- $5) \ tO2TSens = ((t_{WCK2DQO}(T_{case}(max)) t_{WCK2DQO}(T_{case}(min)))) / \ (T_{case}(max) T_{case}(min))).$
- 6) V<sub>DDQ</sub>(typ), V<sub>DD</sub>(typ), worst-case process corner.

### 8.11 1.35V I/O Driver Models

The Driver and Termination impedances are derived from the following test conditions under worst case process corners:

- 1. Nominal 1.35V  $(V_{DD}/V_{DDQ})$
- 2. Power the DRAM device and calibrate the output drivers and termination to eliminate process variation at 25 °C.
- 3. Reduce temperature to 10 °C and recalibrate.
- 4. Reduce temperature to 0 °C and take the fast corner measurement.
- 5. Raise temperature to 75 °C and recalibrate
- 6. Raise temperature to 85 °C and take the slow corner measurement
- 7. Reiterate 2 to 6 with  $V_{DD}/V_{DDQ}$  1.3095V
- 8. Reiterate 2 to 6 with  $V_{DD}/V_{DDQ}$  1.3905V
- 9. All obtained Driver and Termination IV characteristics have to be bounded by the specified MIN and MAX IV characteristics

The following values (Ideal with +/- 10% min/max) are targets for the designer and are not required to be met. Vendor datasheets should be consulted for further details. It is expected that the characteristics of the real curves will have some nonlinearity as shown in Figure 97 and Figure 98. This may help to reduce the overall capacitance and boost performance. It is up to the designer to find the optimum combination of linearity and capacitance for best Rx and Tx performance.

[Table 96] 1.35V I/O Impedances

Pull-Down Characteristic at 40 ohms								
Voltage (V)	MIN(mA)	Ideal(mA)	MAX(mA)					
0.1	2.25	2.50	2.75					
0.2	4.50	5.00	5.50					
0.3	6.75	7.50	8.25					
0.4	9.00	10.00	11.00					
0.5	11.25	12.50	13.75					
0.6	13.50	15.00	16.50					
0.7	15.75	17.50	19.25					
0.8	18.00	20.00	22.00					
0.9	20.25	22.50	24.75					
1.0	22.50	25.00	27.50					
1.1	24.75	27.50	30.25					
1.2	27.00	30.00	33.00					
1.3	29.25	32.50	35.75					
1.35	31.15	33.75	37.12					

Pull-Up/	Pull-Up/Termination Characteristic at 60 ohms							
Voltage (V)	MIN(mA)	Ideal(mA)	MAX(mA)					
0.1	-1.50	-1.67	-1.83					
0.2	-3.00	-3.33	-3.67					
0.3	-4.50	-5.00	-5.50					
0.4	-6.00	-6.67	-7.33					
0.5	-7.50	-8.33	-9.17					
0.6	-9.00	-10.00	-11.00					
0.7	-10.50	-11.67	-12.83					
0.8	-12.00	-13.33	-14.67					
0.9	-13.50	-15.00	-16.50					
1.0	-15.00	-16.67	-18.33					
1.1	-16.50	-18.33	-20.17					
1.2	-18.00	-20.00	-22.00					
1.3	-19.50	-21.67	-23.83					
1.35	-20.25	-22.50	-24.75					




Figure 95. Target Pull Down Characteristic at 40 ohms




Figure 96. Target Pull Up/Termination Characteristic at 60 ohms




Figure 97. Example of Non Linearity, Pull Down Characteristic at 40 ohms




Figure 98. Example of Non Linearity, Pull Up/Termination Characteristic at 60 ohms

### 8.12 1.25V I/O Driver Models

The Driver and Termination impedances are derived from the following test conditions under worst case process corners:

- 1. Nominal 1.25V (VDD/VDDQ)
- 2. Power the DRAM device and calibrate the output drivers and termination to eliminate process variation at 25 °C.
- 3. Reduce temperature to 10 °C and recalibrate.
- 4. Reduce temperature to 0 °C and take the fast corner measurement.
- 5. Raise temperature to 75 °C and recalibrate
- 6. Raise temperature to 85 °C and take the slow corner measurement
- 7. Reiterate 2 to 6 with VDD/VDDQ 1.2125V
- 8. Reiterate 2 to 6 with VDD/VDDQ 1.2875V
- 9. All obtained Driver and Termination IV characteristics have to be bounded by the specified MIN and MAX IV characteristics

The following values (Ideal with +/- 10% min/max) are targets for the designer and are not required to be met. Vendor datasheets should be consulted for further details. It is expected that the characteristics of the real curves will have some nonlinearity as shown in Figure 120 and Figure 121. This may help to reduce the overall capacitance and boost performance. It is up to the designer to find the optimum combination of linearity and capacitance for best Rx and Tx performance.

#### [Table 97] 1.25V I/O Impedances

Pull-Down Characteristic at 40 ohms							
Voltage (V)	MIN(mA)	Ideal(mA)	MAX(mA)				
0.1	2.25	2.5	2.75				
0.2	4.5	5	5.5				
0.3	6.75	7.5	8.25				
0.4	9	10	11				
0.5	11.25	12.5	13.75				
0.6	13.5	13.5					
0.7	15.75	17.5	19.25				
0.8	18	20	22				
0.9	20.25	22.5	24.75				
1	22.5	25	27.5				
1.1	24.75	27.5	30.25				
1.2	27	30	33				
1.25	28.125	31.25	35.375				

Pull-Up	/Termination Ch	naracteristic at 6	0 ohms
Voltage (V)	MIN(mA)	Ideal(mA)	MAX(mA)
0.1	-1.5 -1.67		-1.83
0.2	-3	-3.33	-3.67
0.3	-4.5	-5	-5.5
0.4	-6	-6.67	-7.33
0.5	-7.5	-8.33	-9.17
0.6	-9	-10	-11
0.7	-10.5	-11.67	-12.83
0.8	-12	-13.33	-14.67
0.9	-13.5	-15	-16.5
1	-15	-16.67	-18.33
1.1	-16.5	-18.33	-20.17
1.2	-18	-20	-22
1.25	-18.75	-21.835	-22.915




Figure 99. Target Pull Down Characteristic at 40 ohm




Figure 100. Target Pull Up/Termination Characteristic at 60 ohms




Figure 101. Example of Non Linearity, Pull Down Characteristic at 40 ohms




Figure 102. Example of Non Linearity, Pull Up/Termination Characteristic at 60 ohms

### 8.13 On Die Termination (ODT)

GDDR6 SGRAMs support multiple termination modes for its high speed input signals. When the termination is enabled for a receiver, an impedance defined for that termination mode is applied between that input receiver and the  $V_{DDQ}$  supply rail. This is commonly referred to as  $V_{DDQ}$  termination.

Table 98 includes all the high speed signals whose receivers include on die termination to V<sub>DDQ</sub> and the corresponding Mode Register bits to control their termination.

### [Table 98] Signals Affected by Termination Control Registers

Signal	Termination Co	Notes	
Signal	x16 mode	x8 mode	Notes
CA[10:4]_A, CABI_n_A, CKE_n_A CA[10:4]_B, CABI_n_B, CKE_n_B	CAH Termina MR8 C		1
CA[3:0]_A, CA[3:0]_B		tion + CA TO P [4, 1:0]	
CK_t, CK_c	CK Terr MR8 OF		
DQ[7:0]_A, DBI0_n_A, DQ[15:8]_B, DBI1_n_B	Data Ter MR1 C		
DQ[15:8]_A, DBI1_n_A, DQ[7:0]_B, DBI0_n_B	Data Termination MR1 OP [3:2] Disabled		
WCK0_t_A, WCK0_c_A, WCK1_t_B, WCK1_c_B	WCK Termination MR10 OP [11:10]		
WCK1_t_A, WCK1_c_A, WCK0_t_B, WCK0_c_B,	WCK Termination MR10 OP [11:10]	Disabled	

#### NOTE

<sup>1)</sup> CA10 is only present in 24Gb and 32Gb densities.

### 8.14 x8 Mode Enable

A GDDR6 SGRAM based memory system is typically divided into several channels. GDDR6 has been optimized for a 16 bit wide channel. A channel can be comprised of a single device operated in x16 mode, or two devices each operated in x8 mode. For x8 mode the devices are typically assembled on opposite sides of the PCB in what is referred to as a clamshell layout.

Whether in x16 mode or x8 mode the device will operate with a point to point connection on the high speed data signal. The disabled signals in x8 mode should all be in a Hi-Z state, non-terminating.

The x8 mode is detected at power up on EDC1\_A and EDC0\_B. For x8 mode this ball is tied to  $V_{SS}$ ; the signal is part of the byte that is disabled in this mode and therefore not needed for EDC functionality. For x16 mode this signal is active and always terminated to  $V_{DDQ}$  in the system or by the controller. The configuration is set with RESET\_n going HIGH. Once the configuration has been set, it cannot be changed during normal operation. Usually the configuration is fixed in the system. Details of the x8 mode detection are depicted in Figure 103. A comparison of x16 mode and x8 mode systems is shown in Figure 104 and Figure 106 show examples of the board topologies that are supported in GDDR6.






Figure 103. Enabling x8 mode

#### [Table 99] x8 mode

MODE	EDC0_A	EDC1_A	EDC0_B	EDC1_B
x8	$V_{\mathrm{DDQ}}$	V <sub>SS</sub> (on board)	V <sub>SS</sub> (on board)	$V_{\mathrm{DDQ}}$
x16		V <sub>DDQ</sub> (terminated by the	ne system or controller)	





<sup>\*</sup> WCK1\_A and WCK0\_B are NC with WCK/word. CA10 is only present in 24Gb and 32Gb densities.

Figure 104. Example System view for x16 mode vs. x8 mode

Figure 105 is an example that clarifies the use of x8 mode and how the bytes are enabled/disabled to give the controller the view of the same bytes that a controller sees with a single x16 device. For a 16 bit channel using 2 devices in a clamshell design, Byte 0 comes from Channel A from the top device and Byte 1 comes from the bottom Channel B and will look equivalent at the controller to a x16 mode.






Figure 105. Byte Orientation in Clamshell Topology

The simple block diagrams in Figure 106 demonstrate some of the flexibility of PCB routing.

### Single side configurations



### Clamshell configurations






Figure 106. Example GDDR6 PCB Layout Topologies

### 8.15 PSEUDO-CHANNEL (PC) MODE

A GDDR6 SGRAM based memory system is typically divided into several channels. GDDR6 has been optimized for a 32B access across a 16-bit channel by providing a unique CA[10:0] bus to each 16-bit wide channel. For applications requiring fewer CA pins, GDDR6 includes support for a PC mode where CA[9:4] on each channel is connected to a common bus while CA[3:0] of each channel is connected to a separate bus. The command truth table has been organized to enable this mode to support a unique column address to each pseudo-channel on CA[3:0]. In the PC mode, CKE\_n and CABI\_n are also shared across the pseudo-channels.

In the PC mode, the only difference in the DRAM is that termination on CA[10:4], CKE\_n, and CABI\_n can be configured differently from CA[3:0] but the functional operation of each channel is the same as in the normal mode.

The PC mode can be selected during initialization by driving CA6 = LOW on both channels when RESET\_n is driven HIGH. The termination values are also selected at this time as defined in the initialization section. Mode Register MR8 includes controls for over-riding the termination impedance on the CA interface. MR8 OP4 = 0 selects the values selected during initialization. MR8 OP1 = 1 selects the values define by MR8 OP[3:0] as shown in Table 100 and Table 101.

#### [Table 100] CAH Termination for CKE\_n, CABI\_n, CA[10:4]


MR8 OP[3:2]	Termination Strength
00	Disabled
01	60 Ohm
10	120 Ohm
11	240 Ohm

### [Table 101] CAL Termination for CA[3:0]

MR8 OP[1:0]	Termination Strength
00	Disabled
01	60 Ohm
10	120 Ohm
11	Reserved

[Table 102] Example System Configuration for Pseudo-Channel Mode

GDDR6	Controller				
Dual channel	PC-A	PC-B	Shared pins		
CA0_A	CA0_A				
CA1_A	CA1_A				
CA2_A	CA2_A				
CA3_A	CA3_A				
CA4_A			CA4_A_B		
CA5_A			CA5_A_B		
CA6_A			CA6_A_B		
CA7_A			CA7_A_B		
CA8_A			CA8_A_B		
CA9_A			CA9_A_B		
CA10_A			CA10_A_B		
CABI_n_A			CABI_n_A_B		
CKE_n_A			CKE_n_A_B		
CA0_B		CA0_B			
CA1_B		CA1_B			
CA2_B		CA2_B			
CA3_B		CA3_B			
CA4_B			CA4_A_B		
CA5_B			CA5_A_B		
CA6_B			CA6_A_B		
CA7_B			CA7_A_B		
CA8_B			CA8_A_B		
CA9_B			CA9_A_B		
CA10_B			CA10_A_B		
CABI_n_B			CABI_n_A_B		
CKE_n_B			CKE_n_A_B		



CA10 is only present in 24Gb and 32Gb densities.

Figure 107. Example System Configuration for Pseudo-Channel Mode



### 9. IEEE.1149.1 BOUNDARY SCAN

The GDDR6 SGRAM incorporates a boundary scan standard test access port that operates in accordance with IEEE Standard 1149.1-2013. It allows monitoring and control of the device's external I/O pins through a dedicated test port, and is controlled by an integrated test access port (TAP) controller.

Both channels A and B are equipped with their own TAP controller. This allows each channel to be tested individually, similar to a standalone device.

DRAM vendors may in addition use this test access port to gain access to proprietary test modes built into the device; this access will be provided through vendor defined instructions as outlined in section 9.4.

### 9.1 Test Pins

Four dedicated pins are associated with the boundary scan test access port. The pins connect to each channel's TAP as illustrated in Figure 108 and described below.




Figure 108. GDDR6 Dual TAP Controller Architecture

### 9.1.1 Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK. TCK is common to both channels.

### 9.1.2 Test Mode Select (TMS)

Commands to the TAP controller are received through the test mode select input. An internal pull-up resistor ensures that an undriven input is latched as a logic 1. TMS is common to both channels.

### 9.1.3 Test Data Input (TDI)

The pin is used to serially load test instructions and data into the registers and can be connected to the input of any register. The register between TDI and TDO is selected by the instruction that is loaded into the TAP instruction register. An internal pull-up resistor ensures that an undriven input is latched as a logic 1. TDI is connected to the most significant bit (MSB) of any register. TDI is connected to channel A's test data input while channel B's test data input is internally connected to channel A's test data output.


### 9.1.4 Test Data Output (TDO)

The pin is used to clock test instructions and data serially out of the registers. The TDO output driver is only active during the Shift-IR and Shift-DR TAP controller states (see Figure 109) and is Hi-Z in all other states. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. TDO is connected to channel B's test data output while channel A's test data output is internally connected to channel B's test data input.



### 9.2 Tap Controller

The TAP controller is a finite state machine that uses the logic level of the TMS pin at the rising edge of TCK to navigate through its various operating modes as illustrated in Figure 109. The states are described subsequently. Actions of the test logic (e.g., data capture, shift or register updates) occur on the next falling or rising TCK edge in each state.



### 9.2.1 Test-Logic-Reset

The Test-Logic-Reset state is entered when TMS is held HIGH for at least five consecutive rising edges of TCK. As long as TMS remains HIGH, the TAP controller remains in the test-logic-reset state, and the test logic is inactive during this state. The test-logic-reset state is also asynchronously entered upon device initialization to prevent any false interaction with the functional I/O of the device when boundary scan mode operation is not desired.

#### 9.2.2 Run-Test/Idle

Run-Test/Idle is a controller state in between scan operations. The state can be maintained by holding TMS LOW. From here, either the data register scan, or subsequently, the instruction register scan can be selected.

#### 9.2.3 Select-DR-Scan

This is a temporary controller state. All test data registers retain their state while here.

#### 9.2.4 Capture-DR

This state is where data is parallel-loaded into the test data registers.

#### 9.2.5 Shift-DR

Data is shifted serially through the data register while in this state. As new data is input through the TDI pin, data is shifted out of the TDO pin.

### 9.2.6 Exit1-DR, Pause-DR, and Exit2-DR

The purpose of Exit1-DR is to provide a path for return to the Run-Test/Idle state (through the Update-DR state). The Pause-DR state is entered when there is a need to suspend data shifting through the test registers. When shifting is to reconvene, the controller enters the Exit2-DR state and can then reenter the Shift-DR state.

### 9.2.7 Update-DR

Data is parallel loaded from the shift register to the parallel output register on the falling edge of TCK in this controller state.

### 9.2.8 Instruction Register States

The instruction register states of the TAP controller are similar to the data register states. The desired instruction is shifted serially into the instruction register during the Shift-IR state and is loaded during the Update-IR state.



### 9.3 Tap Registers

Several registers are provided to serially load and scan out instructions and data through the TDI and TDO pins. Only a single register can be selected at a time; the selection is determined by the active instruction and the TAP controller state.

The LSB (bit 0) of each register is located nearest to the serial output (TDO) and shifted out first.

### 9.3.1 Instruction (IR) Register

Eight-bit instructions (see Table 104) can be loaded serially into the instruction register. This register is loaded during the Update-IR state of the TAP controller. The instruction register is loaded with the IDCODE instruction upon power-up or when the TAP controller is in the Test-Logic-Reset state. When the TAP controller is in the Capture-IR state, the register is loaded with a hexadecimal 0x01 pattern to accommodate fault isolation of the board-level serial test data path.

### 9.3.2 Bypass (BY) Register

The BY register is a single-bit register that can be placed between the TDI and TDO pins. This enables data shifting through the device with minimal delay. The BY register is loaded with 0 in the Capture-DR controller state when the BYPASS, CLAMP or HIGH-Z instruction is executed.

### 9.3.3 Identification (ID) Register

The ID register contains a vendor specific 32-bit hardwired device identification code as shown in Figure 110. The register is loaded during the Capture-DR state when the IDCODE command is loaded in the instruction register. The register is shifted out in the Shift-DR controller state. The manufacturer identity field shall be programmed according to the latest revision of JEP106.




Figure 110. Identification Register

### 9.3.4 Temperature (TR) Register

The 8-bit TR register is loaded with the binary readout of the device's temperature sensor (see TEMPERA-TURE SENSOR section) in the Capture-DR controller state when the TEMPERATURE instruction is loaded in the instruction register. The register is shifted out in the Shift-DR controller state.

### 9.3.5 Boundary Scan (BS) Register

The BS register is the primary test register that monitors and controls the data flow through the functional I/O of the device. The register is parallel-loaded with the contents of the I/O when the TAP controller is in the Capture-DR state. It is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state; in that state new test data are serially shifted in from the TDI pin while the captured pin state are shifted out on the TDO pin at the same time.

Different types of boundary scan cells are associated with each device pin. Example implementations of boundary scan cells are shown in Figure 111.

Each input pin is equipped with an observe-only cell for input data capture. Differential clocks (CK, WCK) are equipped with an observe-only input cell on both their true and complement inputs.  $V_{REFC}$  and ZQ pins are as well equipped with an observe-only cell; their scan result may be masked (ignored) if, e.g., internal  $V_{REFC}$  is used. Shared pins CK\_t/CK\_c,  $V_{REFC}$  and RESET\_n can be observed via both channel's TAP.


Each DQ pin is equipped with one combined input and output boundary scan cell. The cell performs the same function for input data capture as provided for the input pins, and also holds the output data. An additional boundary scan cell per byte controls the output enable of the 8 DQs of that byte.

Each DBI\_n and EDC pin is equipped with two boundary scan cells. The first cell is the same combined input and output boundary scan cell for input data capture and output data as for a DQ pin. The second cell controls the output enable. It is pointed out that the input data capture on EDC pins is defined for EDC0\_B and EDC1\_A only and should be masked (ignored) for EDC0\_A and EDC1\_B.

The boundary scan register of each channel has a fixed length of 48 for all densities, and the boundary scan cells are serially connected as outlined in Table 103.



### Boundary scan input cell



### Boundary scan cell at bidirectional I/O




Figure 111. Example Boundary Scan Cells

[Table 103] Boundary Scan Register Bit Order

BIT	ВА	.LL		PIN	ВІТ	ВА	LL	TYPE PIN	BIT	ВА	LL	TYPE	PIN	
511	Ch A	Ch B	TYPE		511	Ch A	Ch B			5	Ch A	Ch B		1 114
0	K-1	K-1	I	VREFC	16	D-5	R-5	I	WCK0_c	32	_	_	OE	DQ[15:8]
1	J-1	J-1	I	RESET_n	17	D-4	R-4	I	WCK0_t	33	D-13	R-13	OE	DBI1_n
2	J-5	K-5	I	CABI_n	18	C-2	T-2	OE	EDC0	34	D-13	R-13	I/O	DBI1_n
3	J-3	K-3	I	CA9	19	C-2	T-2	I/O	EDC0	35	E-12	P-12	I/O	DQ12
4	J-4	K-4	1	CA8	20	B-2	U-2	I/O	DQ3	36	E-13	P-13	I/O	DQ13
5	H-5	L-5	I	CA4	21	B-3	U-3	I/O	DQ2	37	F-13	N-13	I/O	DQ14
6	G-4	M-4	I	CA2	22	A-3	V-3	I/O	DQ1	38	G-13	M-13	I/O	DQ15
7	H-3	L-3	- 1	CA0	23	B-4	U-4	I/O	DQ0	39	G-10	M-10	1	CKE_n
8	G-5	M-5	I	CA10	24	B-11	U-11	I/O	DQ8	40	G-11	M-11	I	CA1
9	G-2	M-2	I/O	DQ7	25	A-12	V-12	I/O	DQ9	41	H-12	L-12	I	CA3
10	F-2	N-2	I/O	DQ6	26	B-12	U-12	I/O	DQ10	42	H-10	L-10	1	CA5
11	E-2	P-2	I/O	DQ5	27	B-13	U-13	I/O	DQ11	43	J-12	K-12	I	CA6
12	E-3	P-3	I/O	DQ4	28	C-13	T-13	OE	EDC1	44	J-11	K-11	I	CA7
13	D-2	R-2	OE	DBI0_n	29	C-13	T-13	I/O	EDC1	45	K-10	K-10	I	CK_c
14	D-2	R-2	I/O	DBI0_n	30	D-10	R-10	I	WCK1_c	46	J-10	J-10	I	CK_t
15	_	-	OE	DQ[7:0]	31	D-11	R-11	I	WCK1_t	47	J-14	K-14	I	ZQ

#### NOTE:

- 1) Register types: I = input cell; I/O = combined input and output cell; OE = output enable control cell.

  2) Bit order applies to both channels A and B.

  3) Shared pins CK\_t/CK\_c, VREFC and RESET\_n can be observed via both channel's TAP.

  4) Input data capture on EDC pins is defined for EDC0\_B and EDC1\_A only and should be masked (ignored) for EDC0\_A and EDC1\_B.

  5) CA10 is only present in 24 Gb and 32 Gb densities. The input data capture on this input should be masked (i.e. ignored) in all lower densities where CA10 is not present.

### 9.4 Tap Instruction Set

Table 104 summarizes the instructions supported by the TAP controller. Instruction codes not listed in the table may be used by the DRAM vendor for vendor specific test instructions.

#### [Table 104] Boundary Scan Instructions

Instruction	Op-Code	Active Data Register	Register Length
BYPASS	0x00	Bypass	1
SAMPLE/PRELOAD	0x01	Boundary Scan	48
IDCODE	0x02	Identification	32
CLAMP	0x04	Boundary Scan / Bypass	48 / 1
HIGH-Z	0x08	Bypass	1
EXTEST	0x10	Boundary Scan	48
TEMPERATURE	0x20	Temperature	8
BYPASS	0xFF	Bypass	1

#### 9.4.1 SAMPLE/PRELOAD

The SAMPLE/PRELOAD instruction provides two functions. The SAMPLE function allows a snapshot of the states of the device's input and output signals to be taken without interfering with the system's normal operation; the snapshot is taken and captured in the boundary scan register on the rising edge of TCK when the TAP controller is in the Capture-DR state. The data can then be viewed by shifting through the device's TDO output.

The PRELOAD function allows an initial data pattern to be placed at the latched parallel outputs of boundary scan register cells before the selection of another boundary scan test operation, for example, before the selection of the EXTEST instruction. As soon as the EXTEST instruction has been transferred to the parallel output of the instruction register, the preloaded data are driven through the system output pins.

#### **9.4.2 IDCODE**

The IDCODE instruction causes loading of a vendor-specific, 32-bit code into the identification register. It also places the identification register between the TDI and TDO pins and enables shifting the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is in the Test-Logic-Reset state.

#### **9.4.3 CLAMP**

The CLAMP instruction allows the state of the device's output pins to be determined from the boundary scan register, while the bypass register is selected as the serial path between TDI and TDO. Data in the boundary scan register may result from the previous use of the PRELOAD instruction. The signals driven from the output pins do not change while the CLAMP instruction is selected.

### 9.4.4 HIGH-Z

The HIGH-Z instruction places all device output pins into a Hi-Z state; it causes the bypass register to be connected between TDI and TDO.

### **9.4.5 EXTEST**

The EXTEST instruction allows testing of off-chip circuitry and board-level interconnections. Test data typically would be loaded onto the latched parallel outputs of boundary scan shift-register stages using the PRELOAD instruction before selection of the EXTEST instruction.

When the EXTEST instruction is selected, the state of all signals driven from the device's output pins changes only on the falling edge of TCK in the Update-DR controller state, and the state of all signals received at the device's input pins shall be loaded into the boundary scan register on the rising edge of TCK in the Capture-DR controller state.

### **9.4.6 BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO. Please note that two op-codes are associated with the BYPASS instruction.

#### 9.4.7 TEMPERATURE

The TEMPERATURE instruction provides an alternative method to read the device's junction temperature at any time without interrupting the normal mode operation. It places the temperature register between the TDI and TDO pins.



### 9.5 Boundary Scan Operation

Figure 112 illustrates a typical boundary scan test port operating sequence. The TAP states correspond to those shown in Figure 109. The sequence starts from the Test-Logic-Reset state. At first an instruction is serially loaded into the instruction register at clock edges T6 through T13 and latched in the Update\_IR state at T16. The TAP then advances to the data register states, to parallel-load test data into the test data register in the Capture-DR state at T19, serially shift the test data in the Shift-DR state starting at T20, and finally to update the test data register's parallel outputs in the Update-DR state at T20+n.

It is pointed out that this example sequence refers to channel A or channel B separately. Any test pattern shift operation for a GDDR6 device is achieved by serially connecting the test pattern for channels A and B in accordance with the internal connection between both TAPs as shown in Figure 108. As an example, the 8-bit instruction registers of channel A and B are connected in series in the SHIFT\_IR state. The 8-bit instruction code for channel B will be shifted in first immediately followed by the 8-bit instruction code for channel A, resulting in a total of 16 shift operations to load both channel's instruction registers.




Figure 112. Example Boundary Scan Operation

Shift-DR

Shift-DR

n-bit Data Register

Exit1-DR

(Update-DR)

Don't Care

Select-DR-

Capture-DR

#### NOTE:

1)  $t_{TOV}$  = 0 is shown for illustration purposes.

Exit2-IR

Update-IR

TAP

State

### [Table 105] Boundary Scan AC Electrical Characteristics

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNIT
TCK clock cycle time	t <sub>TCK</sub>	20	-	ns
TCK clock HIGH-level width	t <sub>TCH</sub>	0.45	-	t <sub>TCK</sub>
TCK clock LOW-level width	t <sub>TCL</sub>	0.45	-	t <sub>TCK</sub>
TDI, TMS input setup time to rising TCK edge	t <sub>TDS</sub>	2.5	-	ns
TDI, TMS input hold time from rising TCK edge	t <sub>TDH</sub>	2.5	-	ns
TDO output hold time from falling TCK edge	t <sub>TOH</sub>	0	-	ns
TDO output valid time from falling TCK edge	t <sub>TOV</sub>	-	5	ns

### 9.6 Interactions Between Boundary Scan And Normal Device Operation

Boundary scan operation may be initiated at any time after all voltages are stable (step 3 of the power-up sequence). Interactions between normal device operation and boundary scan operation depend on the selected scan instruction (see Table 104):

- Instructions BYPASS, IDCODE, TEMPERATURE and SAMPLE/PRELOAD can be loaded and executed in parallel with normal device operation. The state of the high speed pins is not impacted by these scan instructions, and all commands are executed as normal. It is pointed out that the SAMPLE function of the SAMPLE/PRELOAD instruction is not supported; any data sampled with this instruction shall be ignored.
- Instructions EXTEST, CLAMP and HIGH-Z take control of the high speed pins and therefore cannot be executed in parallel with normal device
  operation. The device disables the respective channel's command decoder, terminates all ongoing command executions and forces the respective
  channel into reset state once one of these instructions is loaded into the instruction register.

Once boundary scan operation has been completed, the device may return to normal operation without cycling through power-off and power-on by following this sequence:

- 1. Assert RESET n to LOW.
- 2. Terminate boundary scan operation by setting the TAP controller back to Test-Logic-Reset state; this state will load the IDCODE instruction into the instruction register, enable the command decoder and release control of the high speed pins.
- 3. Maintain RESET\_n LOW for a minimum time of t<sub>RES</sub>, then continue with step 3 of the initialization with stable power sequence



### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by SAMSUNG manufacturer:

Other Similar products are found below:

M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60 SH2567MU325816HEV

AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 MT48LC8M16A2F4-6A IT:L

S27KL0641DABHI020 DEMT46H128M16LFCK6ITA S27KL0641DABHB020 IS43LD16640C-25BLI AS4C64M16D1A-6TCN

AS4C256M8D2-25BIN AS4C64M8D1-5BCN S27KS0641DPBHV020 AS4C128M16MD2-25BCN AS4C8M16D1-5BCN

AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL

W9712G6KB25I TR AS4C64M16D3B-12BINTR W97AH6KBVX2I MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR

AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN AS4C32M16SB-7TINTR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN

AS4C128M16D3LC-12BCN AS4C64M32MD1A-5BIN MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN

AS4C16M16SB-6TIN AS4C16M16SB-7TCN AS4C2M32SA-6TINTR AS4C16M16SB-6BIN AS4C16M16SB-6TINTR

IS66WVO32M8DALL-200BLI-TR IS66WVO32M8DBLL-133BLI-TR IS43LD32320C-18BLI IS46TR16K01S2AL-125KBLA2