## acam-messelectronic gmbH is now

## Member of the

## ams Group

The technical content of this acam-messelectronic document is still valid.

## Contact information:

## Headquarters:

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten, Austria
Tel: +43 (0) 31365000
e-Mail: ams_sales@ams.com

## FILISTRAIN ${ }^{\circledR}$

Data Sheet

## PS09

Single Chip Solution for Strain Gauges
Volume 2：CPU
5th November 2014
Document－No：DB＿PSØ9＿Vol2＿en V1．0

## PILCSTRAIN ${ }^{\circledR}$

## Published by acam-messelectronic gmbh

©acam-messelectronic gmbh 2014

## Disclaimer / Notes

"Preliminary" product information describes a product which is not in full production so that full information about the product is not available yet. Therefore, acam-messelectronic gmbh ("acam") reserves the right to modify this product without notice. The information provided by this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by acam for its use, nor for any infringements of patents or other rights of third parties that may result from its use. The information is subject to change without notice and is provided "as is" without warranty of any kind (expressed or implied). Picocap is a registered trademark of acam. All other brand and product names in this document are trademarks or service marks of their respective owners.

## Support / Contact

For a complete listing of Direct Sales, Distributor and Sales Representative contacts, visit the acam web site at:
http://www.acam.de/sales/distributors/
For technical support you can contact the acam support team in the headquarters in Germany or the Distributor in your country. The contact details of acam in Germany are:
support@acam.de or by phone +49-7244-74190.

## PSØ9 DSP

## Content

1 Overview ..... 1-3
1.1 General ..... 1-3
1.2 Functional Block Diagram ..... 1-3
2 CPU \& Memory ..... 2-4
2. 1 Block Diagram ..... 2-4
2.2 Memory Organization ..... 2-5
2.3 Arithmetic Logic Unit (ALU) ..... 2-14
2.4 Status and Result Registers ..... 2-15
3 General Funtions ..... 3-19
3.1 System Reset, Sleep Mode and Auto-configuration ..... 3-19
3.2 CPU Clock Generation ..... 3-20
3.3 Watchdog Counter and Single Conversion Counter ..... 3-21
3.4 Timer ..... 3-21
4 Instruction Set ..... 4-22
4.1 Branch instructions ..... 4-22
4.2 Arithmetic operations ..... 4-22
5 Assembly Programs ..... 5-46
5.1 Directives ..... 5-47
5.2 Sample Code ..... 5-48
6 Miscellaneous ..... 6-1
6.1 Bug Report ..... 6-1
6.2 Document History ..... 6-1

## PSØ9 DSP

## 1 Overview

### 1.1 General

The PSØ9 is a system-on-chip for ultra low-power and high resolution applications. It was designed especially for weight scales but fits also to any kind of force or torque measurements based on metal strain gages. It takes full advantage of the digital measuring principle of PICOSTRAIN. Thus, it combines the performance of a 28-Bit signal converter with a 24-Bit microprocessor. This volume 2 datasheet describes the PSØЯ CPU and the instruction set for programming the CPU. In stand-alone operation it is mandatory to have a program running in the CPU, but also in front-end mode, when operated as pure resistance-to-digital converter, the CPU might be used to implement additional data postprocessing on chip.

For a general description of the converter front-end, configuration and electrical characteristics please refer to datasheet volume 1.

### 1.2 Functional Block Diagram



Figure 1-1: PSØ9 block diagram

## PILCSTRAIN ${ }^{\circledR}$

## $2 \quad$ CPU \& Memory

acam designed its own proprietary 24 -bit central processing unit. It combines calculation power with ultro-low power operation. Only this special design made it possible to build a system that runs with a few $\mu \mathrm{A}$ current only, but offers complex post-processing of the high-resolution measurement data.

The program itself is stored in an 8k OTP. During development it can be stored alternatively in an external EEPROM.

For effective programming, acam implemented already some special functions like the 48-bit ultiplication and division in ROM code.

### 2.1 Block Diagram

Figure 2-1: Block Diagram


## PSØ9 DSP

### 2.2 Memory Organization

Figure 2-2: PSØ9 Memory Organization
$\left.\begin{array}{|l|l|l|c|}\hline \text { FFFF h } & 65535 \\ \ldots \ldots \ldots . & \ldots \ldots \ldots . & \text { ROM Program memory } \\ \text { FOOO h } & 61440\end{array}\right)$

### 2.2.1 OTP

The user program memory in PSØ9 available for user programming is 8 kbyte in size. This 8 kB user program memory is implemented by an on-chip one time programmable ROM, the OTP. As the name suggests, this memory is writable only once. Hence for development of the user program, the PSØ9 supports an erasable and re-programmable external EEPROM, maximum 8 kB in size. Once the application program development is complete with the external EEPROM, then the same program can be downloaded into the OTP and it will function in the same manner with the OTP.
(Except prolonged code execution time as described further in 2.2.3).
The first 48 bytes of the OTP from location $0-47$ are reserved for the configuration data. In order to enable programming of the OTP, an external programming voltage of 6.5 V must be available on pin VPP_OTP of the PSØ9.

The following flow diagram shows how the OTP is generally handled, details follow in subsequent sections.

## PILCSTRAIN ${ }^{\circledR}$

Figure 2-3: Using the OTP


### 2.2.1.1 Writing to the OTP

The OTP needs an external voltage of 6.5 V on the VPP_OTP pin of the PSØ9 in order to enable programming. In addition to enabling the OTP, there are op codes to enable and disable the PROG (Enable Programming) signal of the OTP.
The following is a flowchart that shows the SPI command sequence to write a byte to the OTP.

## PSØ9 DSP

Figure 2-4: Writing to the OTP


For a list of all op codes pertaining to accessing the OTP through the SPI / IIC interface, refer to Vol. 1, Chapter 4, section 4.5.3.3 OTP Access.

### 2.2.1.2 Reading the OTP

On power on reset, the OTP is by default read protected. An un-programmed OTP content is all Os. To enable the OTP, the Address 8143, called the Fuse Address must be read first. When the content of the Fuse address is all Os indicating an un-programmed OTP, then the OTP is enabled for reading, i.e. the OTP is unprotected.
Hence this de-protection is the first step in working with the OTP.

## PILCSTRAIN ${ }^{\circledR}$

The following is a flowchart that shows the general sequence of sending SPI commands to read a byte from the OTP. This is the sequence to be used when controlling the PSØ9 by an external microcontroller, through the SPI / IIC interface.

Figure 2-5: Reading the OTP


* the Dummy byte $(0 \times 00)$ is required to be sent as it is needed because of timing purposes

For a list of values of all op codes for accessing the OTP through the SPI / IIC interface, refer to Vol. 1, Chapter 4, section 4.5.3.3 OTP Access.

### 2.2.1.3 Read protecting the OTP

Once the OTP has been programmed with the user program and when the code development is complete, the code can be read protected with the Fuse address. For read protecting the OTP, the fuse address 8143 must be written with a non-zero value. The read protection process is completed by reading the address 8143 after writing it with the non-zero value.

### 2.2.2 External EEPROM

An external EEPROM of up to 8 kB size is supported as user program memory by the PSØ9 with the sole purpose of supporting user program development. The final program will be written to the on-chip OTP. It is to be noted that the program will be executed in

## PSØ9 DSP

exactly the same manner, irrespective of whether the user program memory is the OTP or the external EEPROM.

The programming sequence to write a byte into the external EEPROM and to read a byte from the external EEPROM through the SPI / IIC interface can be found under Vol.1, Chapter 4, section 4.5.3.4 External EEPROM Access.

Remark: If no EEPROM is connected, pin 8 [EE_DATA] must be terminated with a capacitance of 100 pF to GND.

### 2.2.3 User Program development using the external EEPROM

This section describes how the program can be developed by the user using the external EEPROM as the program memory.

As already stated, basically a user program is executed in the same manner, irrespective of whether the user program memory used is the OTP or the external EEPROM. However the PSØ9 has to know, which of the two has to be used as the user program memory. For this purpose, as a standard operation on power-up, the PSØ9 checks for the presence of an external EEPROM by reading address 0 of the external EEPROM. When 00 or $F F$ is read back from address 0 of the EEPROM, then the PSØ9 takes the internal OTP as the user program memory and executes the code from the OTP. When a value other than 00 and $F F$ is read from the Address 0 of the external EEPROM, then the EEPROM is considered to be the user program memory by the chip and user code in the external EEPROM is executed.

The content of address 00 corresponds to value of the bits 23:16 of Configuration register 0 (tdc_conv_cnt).

Figure 2-6: Program Memory on POR


Once the user program development is completed using the external EEPROM then, the final program is ready to be written to the OTP. Then the external EEPROM is either removed physically or it is made inactive to the PSØ9 by writing the address 00 of the external EEPROM with 00 or FF. The following flowchart gives an overview of how the user program is developed using the EEPROM and transferred to the OTP finally.

## PILCSTRAIN ${ }^{\circledR}$

Figure 2-7: User Programm Development


The PSØ9 Assembler Software which is used for user program development supports downloading the developed program to the external EEPROM or to the on chip OTP. The target for downloading the program can be selected from a drop down list on the Download page of the assembler.

The lower 48 bytes in the user program memory are reserved for an automatic configuration of the PSØ9 during a power-on reset. 3 successive bytes are added to a 24 bit word. So there are 16 words of 24 bit each that are used for configuration register 0 to 15. During a power- on reset they are copied into RAM addresses 48 to 63.

Generally the code execution from the external EEPROM takes longer than from the internal OTP. This fact needs to be considered when delay routines are realized using incr/decr opcodes in loops as the delay will be longer when executed from the EEPROM in comparison with the OTP. The code execution from the external EEPROM is approx. 10 to 15 times slower than from the internal OTP.

## PSØ9 DSP

### 2.2.4 ROM Program memory

In PSØ9, 4 kbytes is reserved for the ROM starting at address FOOO h. All computation routines needed for the PICOSTRAIN measuring method reside here. The program can jump back from the ROM to the OTP/external EEPROM.

### 2.2.5 User EEPROM

The user EEPROM in PSØ9 is 128 bytes of 8 bits each. This user EEPROM can be used to store calibration data that can be accessed from the user program. The processor can write to and read from this EEPROM, byte-wise using the putepr and getepr op-codes. This EEPROM hangs on the same address bus as the RAM. Hence the RAM address pointer is used to address both the user EEPROM and the RAM. See section 2.2.7 to get more details with code snippets on how the RAM address pointer is used to address both the user EEPROM and the RAM.

## PILCSTRAIN ${ }^{\circledR}$

### 2.2.6 RAM Organization

Table 2-1: RAM address organization

| 255 ... 240 | Status and Result registers in stand-alone mode (same content as 31-16) (e.g. using the DSP Instruction Set) |  |
| :---: | :---: | :---: |
| 239... 208 | System RAM |  |
| $\begin{aligned} & 207 \\ & \ldots \\ & 96 \end{aligned}$ | User RAM 207 ... User RAM 96 |  |
| 95... 92 | Reserved |  |
| 91... 86 | UART Config / status reg |  |
| 85... 81 | Internal registers |  |
| 80 | UART Config / status reg |  |
| 79... 64 | Reserved for internal use |  |
| $\begin{aligned} & 63 \\ & \ldots \\ & 48 \end{aligned}$ | Config reg 15 <br> Config reg 0 |  |
| 47 $\ldots$ 32 | User RAM 47 ..... User RAM 32 |  |
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 | Modrspan result <br> Timer <br> I/O status - falling, rising and pressed status of the 8 GPIO s <br> Status of the 24 Multi Input keys, Pressed or Released <br> Status : rising edge on the 24 Multi Input keys <br> Status : falling edge on the 24 Multi Input keys <br> UBATT <br> CAL <br> HB1+ <br> Status flags <br> TMP <br> $\mathrm{HBO}=1 / 4 *(\mathrm{HB} 1+\mathrm{HB} 2+\mathrm{HB} 3+\mathrm{HB} 4)$ <br> HB4 $=(\mathrm{G}-\mathrm{H}) /(\mathrm{G}+\mathrm{H})$ * <br> HB = $[\mathrm{E}-\mathrm{F}] /(\mathrm{E}+\mathrm{F}) *$ <br> $H B 2=(C-D) /(C+D)^{*}$ <br> $\mathrm{HB} 1=(\mathrm{A}-\mathrm{B}) /(\mathrm{A}+\mathrm{B})^{*}$ | User RAM <br> 31... 16 <br> Status and Result registers in front end mode; (e.g. using external $\mu$ C) |
| 15 $\ldots \ldots$ 0 | User RAM 15 .... <br> User RAM 0 |  |

[^0]
## PSØ9 DSP

### 2.2.7 RAM Address Pointer

The RAM has its own address bus with 256 addresses. The width of 24 bit corresponds to the register width of the ALU. By means of the RAM address pointer a single RAM address is mapped into the ALU. It then acts as a fourth accumulator register. Changing the RAM address pointer does not affect the content of the addressed RAM. The RAM address pointer itself is modified by separate opcodes (ramadr, incramadr, ...). As explained in the previous section, the RAM address bus is additionally used to address 128 bytes of user EEPROM with particular op codes.

Figure 2-8: RAM Address Pointer


When the RAM address pointer is set to a value and op codes putepr and getepr are used, the RAM address pointer points to the respective byte in the user EEPROM. Hence operations are carried out with the respective user EEPROM byte. All other op codes like move $r$, $x$ set the RAM address pointer to point to the RAM, hence the operation is performed in the RAM.

The following sample code illustrates how the RAM address pointer is used to access the user EEPROM and the RAM, based on the op code used.

Sample code:

| Ramadr | 3 | // Sets the RAM address pointer to address 3 |
| :--- | :--- | :--- |
| Move | $r, x$ // Moves the content of the $X$ accumulator to the RAM address 3 |  |
|  |  | // RAM Address Pointer is pointing to the RAM |

## PILCSTRAIN ${ }^{\circledR}$

| Ramadr | 4 | // Sets the RAM address pointer to address 4 |
| :---: | :---: | :---: |
| Getepr | X | // Gets the content of the user EEPROM address 4 into the X // accumulator |
|  |  | // RAM Address Pointer is pointing to the user EEPROM |
| Ramadr | 3 | // Sets the RAM address pointer to address 3 |
| Putepr | X | // Moves the content of the X accumulator to the user EEPROM // address 3 |
|  |  | // RAM Address Pointer is pointing to the user EEPROM |
| Clear | r | // Clears the content of RAM address 3 |
|  |  | // RAM Address Pointer is pointing to the RAM |

### 2.3 Arithmetic Logic Unit (ALU)

Figure 2-9: ALU block diagram


## PSØ9 DSP

### 2.3.1 Accumulators

The ALU has three 24-Bit accumulators, $\mathrm{X}, \mathrm{Y}$ and Z . The RAM is addressed by the RAM address pointer and the addressed RAM cell is used as forth accumulator. A single RAM address is mapped into the ALU by the ram address pointer. So in total there are 4 accumulators. All transfer operations (move, swap) and arithmetic-operations (shift, add, mult24, ...) can be applied to all accumulators.

### 2.3.2 Flags

The processor controls 4 flags with each operation. Not-Equal and Sign flags are set with each write access to one of the accumulators (incl. RAM). Additionally, the Carry and Overflow flags are set in case of a calculation (Add / Sub / shiftR). It is possible to query each flag in a jump instruction.

### 2.3.2.1 Carry

Shows the carry over in an addition or subtraction. With shift operations (shiftL, rotR, etc.) it shows the bit that has been shifted out.

### 2.3.2.2 Not-Equal zero

This flag is set to zero in case a new result not equal to zero is written into an accumulator (add, sub, move ,swap, etc.).

### 2.3.2.3 Sign

The sign is set when a new result is written into an accumulator (add, sub, move, swap, etc.) and the highest bit (MSB) is 1 .

### 2.3.2.4 Overflow

Indicates an overflow during an addition or subtraction of two numbers in two's complement representation.

### 2.4 Status and Result Registers

### 2.4.1 Result Registers

Content of the RAM result registers at the end of a measurement:

```
ram = 16: HB1 = (A-B)/(A+B) HB1 un-compensated
ram = 17: HB2 = [C-D] / [C+D) HB2 un-compensated
ram = 18: HB3 = (E-F)/[E+F) HB3 un-compensated
ram = 19: HB4 = [G-H]/[G+H) HB4 un-compensated
ram=20: HBO=1/4 * (HB1+HB2+HB3+HB4)
    HBO compensated sum
ram = 21: TMP = RTemp / Rsg Temperature measurement value,
    see Vol.1, Chapter 3, Section 3.5.10
    Internal Temp. Measurement
ram =22: Status flags See section 2.4.2 Status Register
ram = 23: HB1+ Time measurement TDC at SG_A1, Pin11
```


## PILCSTRAIN ${ }^{\circledR}$

```
ram = 24: CAL
ram = 25: UBATT
ram = 26 : Status_Multi_F
ram = 27: Status_Multi_R
ram = 28 : Status_Multi_P
ram = 29: Status_IO
ram = 30: Timer
ram = 31: Modrspan
```


## Descriptions:

A : Discharge time measurement at SG_A1
B : $\quad$ Discharge time measurement at SG_A2
C: Discharge time measurement at SG_B1
D: Discharge time measurement at SG_B2
E : Discharge time measurement at SG_C1
F: Discharge time measurement at SG_C2
G: Discharge time measurement at SG_D1
H: Discharge time measurement at SG_D2
RTemp : Discharge time measurement through the combination of Integrated Rspan and strain gage resistor at SG_D1 and SG_C2
Rsg : $\quad$ Discharge time measurement at SG_D1 || SG_C2

## Formats:

HB1: Result in $1 / 100 \mathrm{ppm}$
HB2 : $\quad$ Result in $1 / 100 \mathrm{ppm}$
HB3 : Result in $1 / 100 \mathrm{ppm}$
HB4 : Result in $1 / 100 \mathrm{ppm}$
HBC : $\quad$ Result in $1 / 100 \mathrm{ppm}$
TMP: $\quad$ current ratio CR by $1+T M P / 2^{20}$
Status: See above
HB1+: Result in 250 * $S G_{A 1} / 2^{14} n s \quad @ 4 \mathrm{MHz}$ clock
CAL : Calculation of Resolution by $250,000 /$ CAL $p s @ 4 \mathrm{MHz}$ clock
UBATT: $\quad$ Calculation of Supply Voltage by $2.0+1.6 *$ UBATT $/ 64 \mathrm{~V}$

## PSØ9 DSP

HB1, HB2, HB3, HB4, HBO and TMP are given as two's complement. MSB $=1$ indicates a negative value. To get the positive value calculate $2^{24}-X$.

## Explanation:

Based on a standard extension of a load cell ( $2 \mathrm{mV} / \mathrm{V}$ ) the resistance variation is $0.2 \%$, e.g. $2 \Omega$ at a $1000 \Omega$ load cell. The change of $0.2 \%$ corresponds to 2000 ppm . For reasons of internal calculations and accuracy, the result is given in x100 of 2000 ppm (= $200,000 \mathrm{ppm}]$. Please note that the value in this register depends not only on the load cell's sensitivity but also on the Mult_HBx setting in PS09. This explanation is based on Mult_HBx = 1 .

## Examples:

$1.5 \mathrm{mV} / \mathrm{V}$ load cell, PICOSTRAIN wiring, Mult_HBx $=1$ :
$1.5 \mathrm{mV} / \mathrm{V}=1500 \mathrm{ppm} \rightarrow$ result in PS09 at maximum strain: 150,000 (0x0249FO)
$2 \mathrm{mV} / \mathrm{V}$ load cell, Wheatstone wiring, Mult_HBx = 1:
$2 \mathrm{mV} / \mathrm{V}$ means $1.333 \mathrm{mV} / \mathrm{V}$ in Wheatstone $=1333 \mathrm{ppm}$ (due to a reduction in strain) $\rightarrow$ result in PS09 at maximum strain: 133,333 (0x0208D5)
$1 \mathrm{mV} / \mathrm{V}$ load cell, PICOSTRAIN wiring, Mult_HBx = 4:
$1 \mathrm{mV} / \mathrm{V}=1000 \mathrm{ppm} \rightarrow$ result in PS09 at maximum strain: 400,000 (0x061A80)

## PILCSTRAIN ${ }^{\circledR}$

### 2.4.2 Status Register

Table 2-2: Status Register (RAM Address 246)

| Bit | Description |
| :---: | :---: |
| Status[23] = flg_status_cport4 | Status flag of capacitive port 4 |
| Status[22] = flg_status_cport3 | Status flag of capacitive port 3 |
| Status[21] = flg_status_cport2 | Status flag of capacitive port 2 |
| Status[20] = flg_status_cport1 | Status flag of capacitive port 1 |
| Status[19] = flg_rstpwr | 1 = Power-on reset caused jump into OTP / ext. EEPROM |
| Status[18] = flg_rstssn | 1 = Pushed button caused jump into OTP / ext. EEPROM |
| Status[17] = flg_wdtalt | 1 = Watchdog interrupt caused jump into OTP / ext. EEPROM |
| Status[16] = flg_endavg | 1 = End of measurement caused jump into OTP / ext. EEPROM |
| Status[15] = flg_intavO | 1 = Jump into OTP / ext. EEPROM in sleep mode |
| Status[14] = flg_ub_low | 1 = Low voltage |
| Status[13] = flg_errtdc | 1 = TDC error |
| Status[12] = reserved | 1 = reserved |
| Status[11] = flg_err_cport | 1 = Error at capacitive ports |
| Status[10] = flg_errprt | $1=$ Error at strain gauge ports |
| Status[09] = flg_timout | 1 = Timeout TDC |
| Status[08] = flg_ext_interrupt | 1 = DSP start by external interrupt |
| Status[07] = flg_cport4_r | 1 = Rising edge at capacitive port 4, $0=$ no edge |
| Status[06] = flg_cport3_r | 1 = Rising edge at capacitive port $3,0=$ no edge |
| Status[05] = flg_cport2_r | 1 = Rising edge at capacitive port $2,0=$ no edge |
| Status[04] = flg_cport1_r | 1 = Rising edge at capacitive port $1,0=$ no edge |
| Status[03] = flg_cport4_f | 1 = Falling edge at capacitive port 4, $0=$ no edge |
| Status[02] = flg_cport3_f | 1 = Falling edge at capacitive port $3,0=$ no edge |
| Status[01] = flg_cport2_f | $1=$ Falling edge at capacitive port $2,0=$ no edge |
| Status[00] = flg_cport1_f | 1 = Falling edge at capacitive port $1,0=$ no edge |

The status of the inputs can be queried from the status registers at RAM address 250 to 252. Please see Vol.1, Chapter 4, Section 4.3.3 Multi-input keys for more details.

## 3 General Funtions

### 3.1 System Reset, Sleep Mode and Auto-configuration

ALU activity is requested by a reset (power-on, watchdog), the end of measurement or in sleep mode the end of the conversion counter. A reset has priority over the other two items. First the ALU jumps into the ROM code starting with address FOOO h. There a first check is done whether the ALU was activated after a reset or not.

In case of a reset, the flag otp_pwr_cfg is checked to decide whether the autoconfiguration data from the OTP/external EEPROM have to be copied into the RAM or not.

Subsequently, the flag otp_pwr_prg is checked to decide whether OTP/ external EEPROM user code (starting at address 48) ought to be executed. In stand-alone operation this is reasonable and otp_pwr_cfg bit should be 1. In front end operation this is unlikely and with otp_pwr_cfg $=0$ the $\mu \mathrm{P}$ is stopped.

In case the ALU is started not by a reset the TDC unit starts a measurement or, in sleep mode, the conversion counter is started without a measurement. Afterwards the flag otp_usr_prg is checked to decide whether a jump into the user code in OTP/external EEPROM (address 48) must be performed or not. Again, in stand-alone operation otp_usr_prg $=1$ is reasonable, in front-end operation otp_usr_prg $=0$ will be more likely.

In the user code in the OTP / external EEPROM first the flag flg_rstpwr should be checked to see whether the reason for the jump was a reset. If yes, a detailed check is recommended to see whether the reset comes from a power-on reset, a pushed button, the watchdog interrupt.

Otherwise a check of flag flg_intavO will indicate if the chip is still in sleep mode or if an active strain measurement is running.

At the end the ALU is stopped. This implements a complete reset of the ALU including the start flags. Also the program stack is reset. Only the RAM data remain unchanged.

### 3.1.1 Power-On Reset

When applying the supply voltage to the chip a power-on reset is generated. The whole chip is reset, only the RAM remains unchanged.

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

### 3.1.2 Watchdog Reset

A power-on reset can also be triggered by the watchdog timer. This happens in case the microprocessor is started four times without being reset by the opcode "clrwdt". Status bit flg_wdtalt in register 224+22; bit 17 indicates a timeout of the watchdog timer.

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

## PICDSTRAIN ${ }^{\circledR}$

### 3.1.3 External Reset on Pin 6

In stand-alone mode (if Mode pin is unconnected) it is possible to apply an external poweron at pin 6 (SPI_CSN_RST). This can be used as a reset button. The status of the button can be requested from status bit flg_rstssn in register 224+22, bit 18 .

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

### 3.1.4 Sleep Mode

In sleep mode only the 10 kHz oscillator is running. At regular intervals the microprocessor is waked up but without doing a measurement. In this phase it can check the I/Os. A start-up of the microprocessor from sleep mode is indicated by status bit flg_intavO in register $224+22$, bit 22 .

| Configuration: | tdc_sleepmode | Register 1, Bit 17 |
| :--- | :--- | :--- |
|  | tdc_conv_cnt [7:0] | Register 0, Bits 23 to 16 |

Note: The sleep mode works only in combination with Single_conversion = 1 in Configreg_02

Sleep mode is activated by setting tdc_sleepmode $=1$. This is equivalent to set avrate $=0$.
In sleep mode the conversion counter tdc_cnv_cnt is running to the end and then immediately starting the user program beginning at address 48 in the EEPROM.

After running in sleep mode the TDC has to be reinitialized for measurements.

### 3.2 CPU Clock Generation

The basic clock for the system is the internal, low-current 10 kHz oscillator. It is used to trigger measurements in single conversion mode for the TDC unit in measurement range 2 as pre-counter as basis for the cycle time in stretched modes.

## PSØ9 DSP

mess•electronic

Figure 3-1: Clock Generation


### 3.3 Watchdog Counter and Single Conversion Counter

The TDC conversion counter starts a measurement in single conversion mode. It is running continuously. The single conversion rate is given by $10 \mathrm{kHz} / 64 /$ tdc_conv_cnt.

With the beginning of a measurement the watchdog counter is increased. The watchdog counts the conversions. At the end of a measurement the microprocessor starts to run the user code. In normal operation the watchdog has to be reset by CLRWDT before the user code ends. The watchdog causes a power-on reset in case the TDC doesn't finish its measurement because of an error or the user code does not run to end.

It is possible to switch off the watchdog when controlling the PSØ9 by the SPI interface (Mode pin is connected to 0 ) sending SPI opcode watch_dog_off. Further the watchdog is reset by each signal edge at the SPI_CSN_RST pin.

### 3.4 Timer

PS09 has a real time counter that counts automatically after a power-on reset in periods of 12.8 ms . The value of this timer can be read out at address 254 , it is updated at the end of each measurement. The counter rolls over at $2^{24}$ bit, which corresponds to a period of 46 hours

## PILCSTRAIN ${ }^{\circledR}$

## 4 Instruction Set

The complete instruction set of the PSØ9 consists of 69 core instructions that have unique op-codes decoded by the CPU.

### 4.1 Branch instructions

There are 3 principles of jumping within the code:
Jump. Absolute addressing within the whole address space of 8 kB .
Branch. Relative to the actual address, jump within the address range of -128 to +127 . Skip. Jump ahead up to 3 op-codes ( 3 to 15 bytes).

The assembler puts together jump and branch into goto-instructions.
It is possible to jump into subroutines only by means of absolute jumps and without any condition.

### 4.2 Arithmetic operations

The RAM is organized in 24 Bit words. All instructions are based on two's complement operations. An arithmetic command combines two accumulators and writes back the result into the first mentioned accumulator. The RAM address pointer points to the RAM address that is handled in the same way as an accumulator. Each operation on the accumulator affects the four flags. The status of the flags refers to the last operation.

Table 4-1: Instruction set

| Simple Arithmetic | Complex Arithmetic | Shift \& Rotate | RAM access |
| :--- | :--- | :--- | :--- |
| abs | div24 | clrC | clear |
| add | divmod | rotl | decramadr |
| compare | mult24 | rotR | incramadr |
| compl | mult48 | setC | move |
| decr |  | shiftL | ramadr |
| getflag |  | shiftR | swap |
| incr |  |  |  |
| sign |  |  |  |
| sub |  |  |  |

## PSØ9 DSP

| Logic | Bitwise | EEPROM access <br> OTP/external EPROM |
| :--- | :--- | :--- |
| and | bitclr | equal |
| eor | bitinv | getepr |
| nor | bitset | putepr |
| invert |  | addepr |
| nand |  |  |
| nor |  |  |
| or |  |  |


| Unconditional jump | Skip on Flag | Miscellaneous |
| :--- | :--- | :--- |
| skip |  |  |
| goto |  | clk10kHz |
| gotoBitC | skipBitC | clrwdt |
| gotoBitS | skipBitS | nop |
| gotoCarC | skipCarC | stop |
| gotoCarS | skipCarS | initTDC |
| gotoEQ | skipEQ | newcyc |
| gotoNE | skipNE |  |
| gotoNeg | skipNeg |  |
| gotoOvrC | skipOvrC |  |
| gotoOvrS | skipOvrS |  |
| gotoPos | skipPos |  |
| jsub |  |  |
| jsubret |  |  |


| abs | Absolute value of register |
| :--- | :--- |
| Syntax: | abs p1 |
| Parameters: | p1 = ACCU $[x, y, z, r]$ |
| Calculus: | p1 =\|p1 | |
| Flags affected: | C O S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Absolute value of register |
| Category: | Simple arithmetic |


| add | Addition |
| :---: | :---: |
| Syntax: | add p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | p1 = p1 + p2 |
| Flags affected: | COS Z |
| Bytes: | $\begin{array}{\|l\|} \hline 1 \text { (p2 }=\text { ACCU) } \\ 4 \text { (p2 }=\text { number) } \\ \hline \end{array}$ |
| Cycles: | $\begin{array}{\|l\|} \hline 1 \text { (p2 }=\text { ACCU) } \\ 4 \text { (p2 }=\text { number) } \\ \hline \end{array}$ |
| Description: | Addition of two registers or addition of a constant to a register |
| Category: | Simple arithmetic |


| addepr |  |
| :--- | :--- |
| Syntax: | addepr $x$ |
| Parameters: | ACCU[ $x$ ] |
| Calculus: | $\mathrm{x}=\mathrm{x}+$ Value (EEprom(rampointer)] |
| Flags: | Z S C O |
| Bytes: | 2 |
| Cycles: | $100 . .200$ |
| Description: | Adds the value from the content of the EEPROM register, currently addressed <br> by the ram address pointer, to the X-Accumulator. |
| Category: | EEPROM access |


| and | Logic AND |
| :---: | :---: |
| Syntax: | and p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | p1 = p1 AND p2 |
| Flags affected: | S Z |
| Bytes: | 2 (p2 = ACCU) |
| 5 (p2 = number) |  |
| Cycles: | 3 (p2 = ACCU) |
| 6 (p2 = number) |  |
| Description: | Logic AND of 2 registers or Logic AND of register and constant |
| Category: | Logic |

## PSØ9 DSP

| bitclr | Clear single bit |
| :--- | :--- |
| Syntax: | bitclr p1, p2 |
| Parameters: | $\mathrm{p} 1=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> $\mathrm{p2}=$ number O to 23 |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1$ and not $(1 \ll \mathrm{p} 2]$ |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Clear a single bit in the destination register |
| Category: | Bitwise |


| bitinv | Invert single bit |
| :--- | :--- |
| Syntax: | bitinv $p 1, p 2$ |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ <br> p2 $=$ number 0 to 23 |
| Calculus: | p1 = p1 eor $(1 \ll p 2]$ |
| Flags affected: | S z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Invert a single bit in the destination register |
| Category: | Bitwise |


| bitset | Set single bit |
| :--- | :--- |
| Syntax: | bitset p1, p2 |
| Parameters: | $\mathrm{p} 1=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> $\mathrm{p2}=$ number O to 23 |
| Calculus: | $\mathrm{p} 1=\mathrm{p1}$ or $(1 \ll \mathrm{p} 2)$ |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Set a single bit in the destination register |
| Category: | Bitwise |


| clear | Clear register |
| :--- | :--- |
| Syntax: | clear p1 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ |
| Calculus: | p1 $=0$ |
| Flags affected: | S Z |
| Bytes: | 1 |
| Cycles: | 1 |

## PILCSTRAIN ${ }^{\circledR}$

| Description: | Clear addressed register to 0 |
| :--- | :--- |
| Category: | RAM access |
| clk10khz | Clock source 10 kHz |
| Syntax: | clk10khz p1 |
| Parameters: | p1 = number O or 1 |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 2 |
| Cycles: | 3 |
| Description: | Change clock source of processor to 10 kHz. The clock of the processor is <br> switched to the slower 10 kHz clock instead of the 40 MHz. The 10 kHz clock <br> is still stable to variations in temperature and supply voltage. If p1 is set to 1 <br> the 10 kHz clock is on, if p1 == O the 10 kHz clock is off. With the 10 kHz <br> clock beeper application at the IO-Port may programmed with the <br> microcontroller. Do not switch directly between CLK4MHz and CLK10kHz. |
| Category: | Miscellaneous |


| clrC | Clear flags |
| :--- | :--- |
| Syntax: | clrC |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | C 0 |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Clear Carry and Overflow flags |
| Category: | Shift and Rotate |


| clrwdt | Clear watchdog |
| :--- | :--- |
| Syntax: | clrwdt |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 2 |
| Cycles: |  |
| Description: | Clear watchdog. This opcode is used to clear the watchdog at the end of a <br> program run. Apply this opcode right before ,stop'. |
| Category: | Miscellaneous |

## PSØ9 DSP

| Syntax: | compare p1, p2 |
| :---: | :---: |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | - = p2 - p1 only the flags are changed but not the registers |
| Flags affected: | COSZ |
| Bytes: | $\begin{array}{\|l\|} \hline 1 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ 4 \text { (p1 }=\text { ACCU, p2 }=\text { NUMBER) } \\ \hline \end{array}$ |
| Cycles: | $\begin{array}{\|l} \hline 1 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ 4 \text { (p1 = ACCU, p2 }=\text { NUMBER) } \end{array}$ |
| Description: | Comparison of 2 registers by subtraction. Comparison of a constant with a register by subtraction The flags are changed according to the subtraction result, but not the registers contents themselves |
| Category: | Simple arithmetic |
| compl | Complement |
| Syntax: | compl p1 |
| Parameters: | p1 = ACCU $[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ |
| Calculus: | $\mathrm{p} 1=-\mathrm{p} 1=$ not p1 + 1 |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | two's complement of register |
| Category: | Simple arithmetic |


| decr | Decrement |
| :--- | :--- |
| Syntax: | decr p1 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ |
| Calculus: | p1 $=\mathrm{p} 1-1$ |
| Flags affected: | C O S Z |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Decrement register |
| Category: | Simple arithmetic |


| decramadr | Decrement RAM address pointer |
| :--- | :--- |
| Syntax: | decramadr |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 1 |


| Cycles: | 1 |
| :--- | :--- |
| Description: | Decrement RAM address pointer by one |
| Category: | Ram Access |


| div24 | Signed division 24 Bit |
| :--- | :--- |
| Syntax: | div24 p1, p2 |
| Parameters: | $\mathrm{p} 1=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> $\mathrm{p2}=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ |
| Calculus: | $\mathrm{p} 1=(\mathrm{p} 1 \ll 24) / \mathrm{p} 2(\mathrm{if}\|\mathrm{p} 1\|<\|\mathrm{p} 2 / 2\|]$ |
| Flags affected: | $\mathrm{S} \& \mathrm{Z}$ of p1 |
| Bytes: | 2 |
| Cycles: | 20 |
| Description: | Signed division of 2 registers, 24 bits of the division of 2 registers, result is <br> assigned to p1 |
| Category: | Complex arithmetic |


| divmodSigned | modulo division |
| :--- | :--- |
| Syntax: | divmod $\mathrm{p} 1, \mathrm{p} 2$ |
| Parameters: | $\mathrm{p} 1=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> $\mathrm{p2}=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1 / \mathrm{p} 2$ and $\mathrm{p} 2=\mathrm{p} 1 \% \mathrm{p} 2$ |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: |  |
| Description: | Signed modulo division of 2 registers, 24 higher bits of the division of 2 <br> registers, result is assigned to p1, the rest is placed to $\mathrm{p2}$ |
| Category: | Complex arithmetic |


| eor | Exclusive OR |
| :---: | :---: |
| Syntax: | eor p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1$ xor p 2 , bit combination $\mathrm{O} / \mathrm{O}$ and $1 / 1$ returns O , bit combination 0 / 1and 1 / O returns 1 |
| Flags affected: | S Z |
| Bytes: | $\begin{array}{\|l\|} \hline 2 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ 5 \text { (p1 = ACCU, p2 }=\text { NUMBER) } \\ \hline \end{array}$ |
| Cycles: | $\begin{aligned} & \hline 3 \text { (p1 = ACCU, p2 = ACCU) } \\ & 6 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Description: | Logic XOR (exclusive OR, antivalence) of the 2 given registers Logic XOR (exclusive OR, antivalence) of register with constant |

## PSØ9 DSP

| Category: | Logic |
| :--- | :--- |
| eorn | Exclusive NOR |,


| equal | Write 3 Bytes to the OTP or the external EEPROM |
| :--- | :--- |
| Syntax: | equal p1 |
| Parameters: | p1 = 24-Bit number |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 3 |
| Cycles: |  |
| Description: | Write 3 bytes (p1) to configuration register of OTP/external EEPROM. The <br> equal opcode is used to write 3 bytes of configuration data directly to a <br> register. Therefore the opcode is simply used 16 times in the beginning of the <br> assembler listing, fed with the configuration data given through p1. The <br> configuration of the OTP/ external EEPROM is done in the lower area from <br> byte 0..47, combined in 16x 24bit registers. From byte 48 upwards, the user <br> code is written. Use this opcode to provide your own configuration instead of <br> the standard configuration. |
| Category: | OTP/ External EEPROM access |


| getepr | Get EEPROM content |
| :--- | :--- |
| Syntax: | getepr p1 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ |
| Calculus: | p1 $=$ EEPROM register content (addressed by RAM address pointer] |
| Flags affected: | S Z |
| Bytes: | 1 |
| Cycles: | 6 |
| Description: | Get EEPROM into register. The addressed register $p 1$ gets the EEPROM |


|  | register content which is addressed by the RAM address pointer. This opcode <br> needs temporarily a place in the program counter stack (explanation see <br> below). |
| :--- | :--- |
| Category: | EEPROM Access |


| getflag | Set $\mathbf{S}$ and $\mathbf{Z}$ flags |
| :--- | :--- |
| Syntax: | getflag p1 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ |
| Calculus: | signum $=$ set if $\mathrm{p} 1<0$ <br> notequalzero $=$ set if $\mathrm{p} 1<>0$ |
| Flags affected: | S Z |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Set the signum and notequalzero flag according to the addressed register, <br> content of the register is not affected |
| Category: | Simple arithmetic |


| goto | jump without condition |
| :--- | :--- |
| Syntax: | goto p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | PC = p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) |
| 3 (absolute <br> jump) |  |
| Cycles: | 3 (relative jump) <br> 4 (absolute jump) |
| Description: | Jump without condition. Program counter is set to target address. The target <br> address is given by using a jump label. Jump range: $0<$ address < 8 kB <br> See examples section for how to introduce a jump label. |
| Category: | Unconditional jump |


| gotoBitC | Jump on bit clear |
| :--- | :--- |
| Syntax: | gotoBitC p1, p2, p3 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ <br> p2 $=$ NUMBER $[0, \ldots 23]$ <br> p3 $=$ JUMPLABEL |
|  | if (bit p2 of register p1 $==0$ ) PC $=$ p3 |
| Calculus: | - |
| Flags affected: |  |
| Bytes: | 3 |
| Cycles: | 4 |

## PSØ9 DSP

| Description: | Jump on bit clear. Program counter will be set to target address if selected bit <br> in register p1 is clear. The target address is given by using a jump label. See <br> examples section for how to introduce a jump label. |
| :--- | :--- |
| Category: | Bitwise |
| gotoBitS | Jump on bit set |
| Syntax: | gotoBitS p1, p2, p3 |
| Parameters: | p1 = ACCU [x, y, z, r] <br> p2 = NUMBER [O..23] <br> p3 = JUMPLABEL |
| Calculus: | if (bit p2 of register p1 == 1) <br> PC = p3 |
| Flags affected: | - |
| Bytes: | 3 |
| Cycles: | 4 |
| Description: | Jump on bit set. Program counter will be set to target address if selected bit <br> in register p1 is set. The target address is given by using a jump label. See <br> examples section for how to introduce a jump label. |
| Category: | Bitwise |
| gotoCarC | Jump on carry clear |


|  | 4 (absolute jump) |
| :--- | :--- |
| Description: | Jump on carry set. Program counter will be set to target address if carry is <br> set. The target address is given by using a jump label. See examples section <br> for how to introduce a jump label. |
| Category: | Goto on flag |
| gotoEQ | Jump on equal zero |
| Syntax: | gotoEQ p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | if (Z == O) PC = p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) <br> 4 (absolute jump) |
| Description: | Jump on equal zero. Program counter will be set to target address if the <br> foregoing result is equal to zero. The target address is given by using a jump <br> label. See examples section for how to introduce a jump label. |
| Category: | Goto on flag |


| gotoNE | Jump on not equal zero |
| :--- | :--- |
| Syntax: | gotoNE p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | if $(Z==$ 1) PC = p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) <br> 4 (absolute jump) |
| Description: | Jump on not equal zero. Program counter will be set to target address if the <br> foregoing result is not equal to zero. The target address is given by using a <br> jump label. See examples section for how to introduce a jump label. |
| Category: | Goto on flag |


| gotoNeg | Jump on negative |
| :--- | :--- |
| Syntax: | gotoNeg p1 |
| Parameters: | p1 $=$ JUMPLABEL |
| Calculus: | if (S == 1) PC $=$ p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) |

4-32

## PSØ9 DSP

|  | 4 (absolute jump) |
| :--- | :--- |
| Description: | Jump on negative. Program counter will be set to target address if the <br> foregoing result is negative. The target address is given by using a jump label. <br> See examples section for how to introduce a jump label. |
| Category: | Goto on flag |
| gotoOvrC | Jump on overflow clear |
| Syntax: | gotoOvrC p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | if (0 == 0) PC = p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) <br> 4 (absolute jump) |
| Description: | Jump on overflow clear. Program counter will be set to target address if the <br> overflow flag of the foregoing operation is clear. The target address is given by <br> using a jump label. See examples section for how to introduce a jump label. |
| Category: | Goto on flag |


| gotoOvrS | Jump on overflow set |
| :--- | :--- |
| Syntax: | gotoOvrS p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | if $(0==$ 1) PC $=$ p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) <br> 4 (absolute jump) |
| Description: | Jump on overflow set. Program counter will be set to target address if the <br> overflow flag of the foregoing operation is set. The target address is given by <br> using a jump label. See examples section for how to introduce a jump label. |
| Category: | Goto on flag |


| gotoPos | Jump on positive |
| :--- | :--- |
| Syntax: | gotoPos p1 |
| Parameters: | p1 $=$ JUMPLABEL |
| Calculus: | if (S == O) PC = p1 |
| Flags affected: | - |
| Bytes: | 2 (relative jump) <br> 3 (absolute jump) |
| Cycles: | 3 (relative jump) |


|  | 4 (absolute jump) |
| :--- | :--- |
| Description: | Jump on positive. Program counter will be set to target address if the <br> foregoing result is positive. The target address is given by using a jump label. <br> See examples section for how to introduce a jump label. |
| Category: | Goto on flag |


| incr | Increment |
| :--- | :--- |
| Syntax: | incr p1 |
| Parameters: | $p 1=$ ACCU $[x, y, z, r]$ |
| Calculus: | $p 1=p 1+1$ |
| Flags affected: | C O S Z |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Increment register |
| Category: | Simple arithmetic |


| incramadr | Increment RAM address |
| :--- | :--- |
| Syntax: | incramadr |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Increment RAM address pointer by 1 |
| Category: | RAM access |


| initTDC | Initialize TDC |
| :--- | :--- |
| Syntax: | initTDC |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 2 |
| Cycles: | 3 |
| Description: | Initialization reset of the TDC (time-to-digital converter). Should be sent after <br> configuration of registers. The initTDC preserves all configurations. |
| Category: | Miscellaneous |

## PSØ9 DSP

| invert | Bitwise inversion |
| :--- | :--- |
| Syntax: | invert p1 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ |
| Calculus: | p1 $=$ not p1 |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Bitwise inversion of register |
| Category: | Logic |


| jsub | Unconditional jump |
| :--- | :--- |
| Syntax: | jsub p1 |
| Parameters: | p1 = JUMPLABEL |
| Calculus: | PC = p1 |
| Flags affected: | C O S Z |
| Bytes: | 3 |
| Cycles: | 4 |
| Description: | Jump to subroutine without condition. The program counter is loaded by the <br> address given through the jump label. The subroutine is processed until the <br> keyword ,jsubret occurs. Then a jump back is performed and the next <br> command after the jsub-call is executed. This opcode needs temporarily a <br> place in the program counter stack (explanation see below). Jump range: O< <br> address < 8 kB |
| Category: | Unconditional Jump |


| jsubret | Return from subroutine |
| :--- | :--- |
| Syntax: | jsubret |
| Parameters: | - |
| Calculus: | PC = PC from jsub-call |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 3 |
| Description: | Return from subroutine. A subroutine can be called via ,jsub and exited by <br> using jsubret. The program is continued at the next command following the <br> jsub-call. You have to close a subroutine with jsubret - otherwise there will be <br> no jump back. |
| Category: | Unconditional Jump |

## PILCSTRAIN ${ }^{\circledR}$

| move | Move |
| :---: | :---: |
| Syntax: | move p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or } 24 \text {-bit number } \end{aligned}$ |
| Calculus: | p1 = p2 |
| Flags affected: | S Z |
| Bytes: | $\begin{aligned} & \hline 1 \text { (p1 = ACCU, p2 = ACCU) } \\ & 4 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Cycles: | $\begin{aligned} & 1 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ & 4 \text { (p1 }=\text { ACCU, p2 }=\text { NUMBER) } \end{aligned}$ |
| Description: | Move content of p2 to p1 (p1 = ACCU, p2 = ACCU) <br> Move constant to p1 (p1 = ACCU, p2 = NUMBER) |
| Category: | RAM access |


| mult24 | Signed 24-Bit multiplication |
| :--- | :--- |
| Syntax: | mult24 p1, p2 |
| Parameters: | $\mathrm{p} 1=$ ACCU $[x, y, z, r]$ <br> $p 2=A C C U[x, y, z, r]$ |
| Calculus: | $\mathrm{p} 1=[p 1$ * p2] >> 24 |
| Flags affected: | S \& Z of p1 |
| Bytes: | 2 |
| Cycles: | 30 |
| Description: | Signed multiplication of 2 registers like mult48, but only the 24 higher bits of <br> the multiplication of 2 registers, result is stored in p1 |
| Category: | Complex arithmetic |


| mult48 | Signed 48-Bit multiplication |
| :--- | :--- |
| Syntax: | mult48 p1, p2 |
| Parameters: | $\mathrm{p} 1=$ ACCU $[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> $\mathrm{p2}=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ |
| Calculus: | $\mathrm{p} 1, \mathrm{p2}=\mathrm{p1}$ * $^{\mathrm{p} 2}$ |
| Flags affected: | S \& Z of p1 |
| Bytes: | 2 |
| Cycles: | 30 |
| Description: | Signed multiplication of 2 registers. <br> Higher 24 bits of the multiplication is placed to p1 <br> Lower 24 bits of the multiplication is placed to p2 |
| Category: | Complex arithmetic |

## PSØ9 DSP

| nand | Logic NAND |
| :---: | :---: |
| Syntax: | nand p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p1 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1$ nand p2 <br> returns only O in case of bit combination $1 / 1$ |
| Flags affected: | S Z |
| Bytes: | $\begin{array}{\|l} \hline 2 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ 5 \text { (p1 }=A C C U, ~ p 2 ~=~ N U M B E R) ~ \end{array}$ |
| Cycles: | $\begin{aligned} & \hline 3 \text { (p1 = ACCU, p2 = ACCU) } \\ & 6 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Description: | Logic NAND (negated AND) of the 2 given registers Logic NAND (negated AND) of register with constant |
| Category: | Logic |


| newcyc | Start TDC |
| :--- | :--- |
| Syntax: | newcyc |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 2 |
| Cycles: | 3 |
| Description: | Start of TDC. This opcode can be used after configuration and initialization of <br> the PSØ9 to start a new measurement cycle. Normally this is done by the <br> PSØ81 ROM routines itself, but in case of custom-designed reset procedures <br> this opcode can play a role. |
| Category: | Miscellaneous |


| nop | No operation |
| :--- | :--- |
| Syntax: | - |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Placeholder code or timing adjust (no function) |
| Category: | Miscellaneous |

## PILCSTRAIN ${ }^{\circledR}$

| nor | Logic NOR |
| :---: | :---: |
| Syntax: | nor p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | $\begin{array}{\|l} \hline \mathrm{p} 1=\mathrm{p} 1 \text { nor } \mathrm{p} 2 \\ \text { returns only } 1 \text { in case of bit combination } \mathrm{O} / 0 \\ \hline \end{array}$ |
| Flags affected: | S Z |
| Bytes: | $\begin{array}{\|l} \hline 2 \text { (p1 = ACCU, p2 = ACCU) } \\ 5 \text { (p1 = ACCU, p2 = NUMBER) } \\ \hline \end{array}$ |
| Cycles: | $\begin{array}{\|l\|} \hline 3 \text { (p1 = ACCU, p2 }=\text { ACCU) } \\ 6 \text { (p1 = ACCU, p2 }=\text { NUMBER) } \\ \hline \end{array}$ |
| Description: | Logic NOR (negated OR) of the 2 given registers Logic NOR (negated OR) of register with constant |
| Category: | Logic |


| or | Logic OR |
| :---: | :---: |
| Syntax: | or p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=\text { ACCU }[x, y, z, r] \text { or 24-Bit number } \end{aligned}$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1 \text { or } \mathrm{p} 2$ <br> returns only O in case of bit combination $\mathrm{O} / \mathrm{O}$ |
| Flags affected: | S Z |
| Bytes: | $\begin{aligned} & \hline 2 \text { (p1 = ACCU, p2 = ACCU) } \\ & 5 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Cycles: | $\begin{aligned} & \hline 3 \text { (p1 = ACCU, p2 = ACCU) } \\ & 6 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Description: | Logic OR of the 2 given registers Logic OR of register with constant |
| Category: | Logic |


| putepr | Put lower 8 bits of register to internal EEPROM |
| :--- | :--- |
| Syntax: | putepr p1 |
| Parameters: | p1 = ACCU $[x, y, z, r]$ |
| Calculus: | EEPROM register (addressed by RAM address pointer] = p1 [7:O] |
| Flags affected: | - |
| Bytes: | 4 |
| Cycles: | $\sim 12.5 \mathrm{~ms}$ |
| Description: | Put register into EEPROM. The lower 8 bits of the addressed register p1 is <br> moved to the EEPROM (the EEPROM register address is set by the RAM <br> address pointer]. EEPROM bytes 0 to 127 are accessible via ,putepr', bysetting <br> the RAM address pointer to addresses 0 to 127 respectively. This opcode <br> needs temporarily a place in the program counter stack (explanation see |

## PSØ9 DSP

|  | below). It is recommended not to use putepr in combination with the skip <br> opcodes due to relatively longer execution times ( $\sim 30 \mathrm{~ms}$ ). |
| :--- | :--- |
| Category: | EEPROM access |
|  | ramadr |
| Set RAM address pointer |  |
| Syntax: | ramadr p1 |
| Parameters: | p1 = 8-Bit number |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Set pointer to RAM address (range: $0 . . .255$ ) |
| Category: | RAM access |


| rotL | Rotate left |
| :---: | :---: |
| Syntax: | rotL p1(, p2) |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=4 \text {-Bit number or none } \end{aligned}$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1 \ll 1+$ carry; carry $=\mathrm{MSB}(\mathrm{x})$ (in case rotL p 1 , without p 2 ) <br> $\mathrm{p} 1=$ repeat ( p 2 ) rotL p 1 (in case rotL $\mathrm{p} 1, \mathrm{p} 2$ ) |
| Flags affected: | C O S Z (of the last step) |
| Bytes: | $\begin{array}{\|l\|} \hline 1 \text { (p1 = ACCU, p2 }=\text { none } \\ 2(p 1=A C C U, ~ p 2 ~=~ N U M B E R) ~ \\ \hline \end{array}$ |
| Cycles: | $\begin{aligned} & 1 \text { (p1 = ACCU, p2 = none) } \\ & 1+\mathrm{p} 2(\mathrm{p} 1=A C C U, ~ p 2=\text { NUMBER }) \end{aligned}$ |
| Description: | Rotate p1 left $\rightarrow$ shift p1 register to the left, fill LSB with carry, MSB is placed in carry register <br> Rotate p1 left p2 times with carry $\rightarrow$ shift p1 register p2 times to the left, in each step fill LSB with the carry and place the MSB in the carry |
| Category: | Shift and rotate |


| rotR | Rotate right |
| :---: | :---: |
| Syntax: | rotR p1(, p2) |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=4 \text {-Bit number or none } \end{aligned}$ |
| Calculus: | p1 = p1>> 1+ carry; <br> carry: $=\mathrm{MSB}(\mathrm{x})$ (in case rotR p 1 , without p 2) $\mathrm{p} 1=$ repeat ( p 2 ) rotR p 1 (in case rotR $\mathrm{p} 1, \mathrm{p} 2$ ) |
| Flags affected: | C O S Z (of the last step) |
| Bytes: | $\begin{array}{\|l\|} \hline 1 \text { (p1 = ACCU, p2 }=\text { none) } \\ 2 \text { (p1 = ACCU, p2 = NUMBER) } \\ \hline \end{array}$ |
| Cycles: | 1 (p1 = ACCU, p2 = none) |


|  | $1+\mathrm{p} 2$ (p1 = ACCU, p2 = NUMBER) |
| :---: | :---: |
| Description: | Rotate p 1 right $\rightarrow$ shift p 1 register to the right, fill MSB with carry, LSB is placed in carry register <br> Rotate p 1 right p 2 times with carry $\rightarrow$ shift p 1 register p 2 times to the right, in each step fill MSB with the carry and place the LSB in the carry |
| Category: | Shift and rotate |
| round | Rounding |
| Syntax: | round p1, p2 |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU [x] } \\ & \text { p2 }=\text { NUMBER [half scale division] } \end{aligned}$ |
| Calculus: | p1 = round (p1, p2) |
| Flags affected: |  |
| Bytes: | 7 |
| Cycles: | subroutine call |
| Description: | Rounds the number in $x$. Depending on the configured, half scale division' the number stored in x will be rounded down or up (down $<5$, up $>=5$ ). |
| Category: | Miscellaneous |


| setC | Set carry flag |
| :--- | :--- |
| Syntax: | setC |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | C 0 |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | Set carry flag and clear overflow flag |
| Category: | Shift and Rotate |


| shiftL | Shift Left |
| :---: | :---: |
| Syntax: | shiftL p1(, p2) |
| Parameters: | $\begin{aligned} & \hline \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=4 \text {-Bit number or none } \end{aligned}$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p} 1 \ll 1$; carry $=\mathrm{MSB}(\mathrm{x})$ (in case rotL p 1 , without p 2 ) <br> p1 = repeat (p2) shiftL p1(in case rotL p1, p2) |
| Flags affected: | cos Z |
| Bytes: | $\begin{aligned} & \hline 1 \text { (p1 = ACCU, p2 = none) } \\ & 2 \text { (p1 = ACCU, p2 = NUMBER) } \end{aligned}$ |
| Cycles: | $\begin{aligned} & 1 \text { (p1 = ACCU, p2 = none) } \\ & 1+\mathrm{p} 2(\mathrm{p} 1=A C C U, ~ p 2=\text { NUMBER }) \end{aligned}$ |
| Description: | Shift p1 left $\rightarrow$ shift p1 register to the left, fill LSB with 0, MSB is placed in |

## PSØ9 DSP



| shiftR | Shift right |
| :---: | :---: |
| Syntax: | shiftR p1(, p2) |
| Parameters: | $\begin{aligned} & \text { p1 }=\text { ACCU }[x, y, z, r] \\ & \text { p2 }=4 \text {-Bit number or none } \\ & \hline \end{aligned}$ |
| Calculus: |  |
| Flags affected: | COS Z |
| Bytes: | $\begin{array}{\|l\|} \hline 1 \text { (p1 = ACCU, p2 }=\text { none } \\ 2(p 1=A C C U, ~ p 2 ~=~ N U M B E R) ~ \\ \hline \end{array}$ |
| Cycles: | $\begin{array}{\|l\|} \hline 1 \text { (p1 = ACCU, p2 = none) } \\ 1+\mathrm{p} 2(\mathrm{p} 1=\mathrm{ACCU}, \mathrm{p} 2=\text { NUMBER }) \\ \hline \end{array}$ |
| Description: | Signed shift right of $\mathrm{p} 1 \rightarrow$ shift p1 right, MSB is duplicated according to whether the number is positive or negative <br> Signed shift p1 right p2 times $\rightarrow$ shift p1 register p 2 times to the right, MSB is duplicated according to whether the number is positive or negative |
| Category: | Shift and rotate |


| sign | Sign |
| :--- | :--- |
| Syntax: | sign $p 1$ |
| Parameters: | $p 1=$ ACCU $[x, y, z, r]$ |
| Calculus: | $p 1=p 1 /\|p 1\| \quad$p1 $=1=0 x 000001 \quad$ if $p 1>=0$ <br> $p 1=-1=0 x F F F F F F$$\quad$ if $p 1<0$ |
| Flags affected: | S Z |
| Bytes: | 2 |
| Cycles: | 2 |
| Description: | Sign of addressed register in complement of two notations. <br> A positive value returns 1, a negative value returns -1 <br> Zero is assumed to be positive |
| Category: | Simple arithmetic |


| skip | Skip |
| :--- | :--- |
| Syntax: | skip p1 |
| Parameters: | p1 = NUMBER [1, 2, 3] |
| Calculus: | PC = PC + bytes of next p1 lines |
| Flags affected: |  |
| Bytes: | 1 |


| Cycles: | 1 + skipped commands |
| :--- | :--- |
| Description: | Skip p1 without conditions |
| Category: | Unconditional jump |
| skipBitC | Conditional skip |
| Syntax: | skipBitC p1, p2, p3 |
| Parameters: | p1 = ACCU $[\mathrm{x}, \mathrm{y}, \mathrm{z}, \mathrm{r}]$ <br> p2 $=$ NUMBER[0..23] <br> p2 $=$ NUMBER[1, 2, 3] |
| Calculus: | if (bit p2 of register p1 == 0) |
|  | PC = PC + bytes of next p3 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p3 commands if bit p2 of register p1 is clear |
| Category: | Bitwise |


| skipBitS | Conditional skip |
| :--- | :--- |
| Syntax: | skipBitS p1, p2,p3 |
| Parameters: | p1 $=$ ACCU $[x, y, z, r]$ <br> p2 $=$ NUMBER[0..23] <br> p3 = NUMBER[1, 2, 3] |
| Calculus: | if (bit p2 of register p1 $==1$ 1) <br> PC = PC + bytes of next p3 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p3 commands if bit p2 of register p1 is set |
| Category: | Bitwise |


| skipCarC | Skip carry clear |
| :--- | :--- |
| Syntax: | skipCarC p1 |
| Parameters: | p1 = NUMBER [1, 2, 3] |
| Calculus: | if (carry == O) <br> PC = PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p1 commands if carry clear |
| Category: | Skip on flag |
| skipCarS | Skip carry set |

## PSØ9 DSP

| Syntax: | skipCarS p1 |
| :--- | :--- |
| Parameters: | p1 = NUMBER $[1,2,3]$ |
| Calculus: | if $[$ carry $==1]$ <br> PC $=$ PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | $1+$ skipped commands |
| Description: | Skip p1 commands if carry set |
| Category: | Skip on flag |
| skipEQ | Skip on zero |
| Syntax: | skipEQ p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if $[$ notequalzero $==0)$ <br> PC $=$ PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | $1+$ skipped commands |
| Description: | Skip p1 commands if result of previous operation is equal to zero |
| Category: | Skip on flag |


| skipNE | Skip on non-zero |
| :--- | :--- |
| Syntax: | skipNE p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if (notequalzero $==1$ 1) |
|  | PC = PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | $1+$ skipped commands |
| Description: | Skip p1 commands if result of previous operation is not equal to zero |
| Category: | Skip on flag |


| skipNeg | Skip on negative |
| :--- | :--- |
| Syntax: | skipNeg p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if (signum $==$ 1) <br> PC = PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |


| Description: | Skip p1 commands if result of previous operation was smaller than 0 |
| :--- | :--- |
| Category: | Skip on flag |


| skipOvrC | Skip on overflow |
| :--- | :--- |
| Syntax: | skipOvrC p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if (overflow $==$ O) <br> PC $=$ PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p1 commands if overflow is clear |
| Category: | Skip on flag |


| skipOvrS | Skip on overflow |
| :--- | :--- |
| Syntax: | skipOvrS p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if (overflow $==$ 1) <br> PC $=$ PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p1 commands if overflow is set |
| Category: | Skip on flag |


| skipPos | Skip on positive |
| :--- | :--- |
| Syntax: | skipPos p1 |
| Parameters: | p1 = NUMBER[1, 2, 3] |
| Calculus: | if (signum $==$ 0) <br> PC $=$ PC + bytes of next p1 lines |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 + skipped commands |
| Description: | Skip p1 commands if result of previous operation was greater or equal to 0 |
| Category: | Skip on flag |

## PSØ9 DSP

| Syntax: | stop |
| :--- | :--- |
| Parameters: | - |
| Calculus: | - |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 1 |
| Description: | The DSP and clock generator are stopped, the converter and the EEPROM go <br> to standby. A restart of the converter can be achieved by an external event like <br> ,watchdog timer', external switch' or ,new strain measurement results'. <br> Usually this opcode is the last command in the assembler listing. |
| Category: | Miscellaneous |
| sub | Substraction |


| swap | Swap |
| :--- | :--- |
| Syntax: | swap p1, p2 |
| Parameters: | $\mathrm{p} 1=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{r}]$ <br> $\mathrm{p2}=\mathrm{ACCU}[\mathrm{x}, \mathrm{y}, \mathrm{r}]$ |
| Calculus: | $\mathrm{p} 1=\mathrm{p2}$ and p2 = p1 |
| Flags affected: | - |
| Bytes: | 1 |
| Cycles: | 3 |
| Description: | Swap of 2 registers <br> The value of two registers is exchanged between each other. <br> Not possible with ACCU[z] |
| Category: | RAM Access |

## PICDSTRAIN ${ }^{\circledR}$

## 5 Assembly Programs

The PSØ9 assembler is a multi-pass assembler that translates assembly language files into HEX files as they will be downloaded into the device. For convenience, the assembler can include header files to be then downloaded. The user can write his own header files but also integrate the library header files as they are provided by acam. The assembly program is made of many statements which contain instructions and directives. The instructions have been explained in the former section 4 of this datasheet. In the following we describe the directives and some sample code.

Each line of the assembly program can contain only one directive or instruction statement. Statements must be contained in exactly one line.

## Symbols

A symbol is a name that represents a value. Symbols are composed of up to 31 characters from the following list:

A-Z, a-z, O-9,
Symbols are not allowed to start with numbers. The assembler is case sensitive, so care has to be taken for this.

## Numbers

Numbers can be specified in hexadecimal or decimal. Decimal have no additional specifier. Hexadecimals are specified by leading " Ox ".

## Expressions and Operators

An expression is a combination of symbols, numbers and operators. Expressions are evaluated at assembly time and can be used to calculate values that otherwise would be difficult to be determined.

The following operators are available with the given precedence:

| Level | Operator | Description |
| :--- | :--- | :--- |
| $\mathbf{1}$ | 0 | Brackets, specify order of execution |
| $\mathbf{2}$ | $* /$ | Multiplication, Division |
| $\mathbf{3}$ | +- | Addition, Subtraction |

## PSØ9 DSP

### 5.1 Directives

The assembler directives define the way the assembly language instructions are processed. They also provide the possibility to define constants, to reserve memory space and to control the placement of the code. Directives do not produce executable code.

The following table provides an overview of the assembler directives.

| Directive | Description | Example |
| :---: | :---: | :---: |
| CONST | Constant definition, CONST [name] [value] value might be a number, a constant, a sum of both | CONST Slope 42 <br> CONST Slope constant + 1 |
| LABEL : | Label for target address of jump instructions. Labels end with a colon. All rules that apply to symbol names also apply to labels. | jsub LABEL1 <br> LABEL1: <br> jsubret |
| ; | Comment, lines of text that might be implemented to explain the code. It begins with a semicolon character. The semicolon and all subsequent characters in this line will be ignored by the assembler. A comment can appear on a line itself or follow an instruction. | ; this is a comment |
| <comment> <endcomment> | Comment, lines of text that might be implemented to explain the code. It begins with <comment> directive and ends with <endcomment> directive. All subsequent characters between these directives will be ignored by the assembler. | ```<comment> this is ... a very long ... comment <endcomment>``` |
| \#include | Include the header or library file named in the quotation marks "". The code will be added at the line of the include command. In the quotation marks there might be just the file name in case it is in the same folder as the program, but also the complete path. | \#include "rdc.h" |

## PILCSTRAIN ${ }^{\circledR}$

### 5.2 Sample Code

The following code shows the basic structure of any PSØ9 program:

```
; File:program_template.asm
; This is a template for a standard user program that shows the various possible flags
that can be
; read to find out what caused the DSP to jump into the user code. Some part of user code
needs
; to be executed on POR, some on External interrupt etc. Those jumps that are relevant to
the user
; can be retained, the rest can be commented.
; Author: VK
;-------------------------------------------------------------
#include "config.h"
#include "PS09_RAM_constants.h"
\begin{tabular}{ll} 
ramadr & \(\mathbf{2 2 4 + 2 2}\) \\
skipBitc & r, 19, 1 \\
jsub & Routine_POR
\end{tabular}\(\quad\); Checking for power on reset flag, Bit 19 - in Status register
jsub
                                Routine_POR
goto end
ramadr 224+22 ; Checking for SSN_RST (S6) Button Pressed : Bit 18 - in Status
register
jsub Routine_Button_Press
goto end
ramadr 224+22
skipBitC r, 17, 1 ; Checking for Watchdog reset : Bit 17 - in Status register
jsub Routine_watchdog
goto end
ramadr 224+22
skipBitC r, 16, 1 ; Checking for End of measurement : Bit 16 - in Status register
jsub Routine_measurement_end
goto end
ramadr 224+22
skipBitC r, 15, 1 ; Checking for wakeup in Sleep mode : Bit 15 - in Status register
jsub Routine_sleep_mode
goto end
ramadr 224+22
skipBitC r, 08, 1 ; Checking for DSP start due to External Pin Interrupt : Bit 08 -
                                in Status register
jsub Routine_ext_interrupt
goto end
ramadr % 80 0, Check for jump into user code because of Receive Int from UART:
    r, 88, 1 Bit 08 - Reg. }8
jsub Routine_uart_rec_int
goto end
Routine_POR:
;-----------------------------------------------------------
nop
jsubret
```

```
;-------------------------------------------------------------
Routine_Button_Press:
;---------- Insert routine to be executed on Pushed button here-------------
nop
jsubret
;------------------------------------------------------------
Routine_watchdog:
;-------------------------------------------
nop
jsubret
;-----------------------------------------------------------
Routine_measurement_end:
;------Insert routiñe to be executed on measurement end here
nop
jsubret
;-------------------------------------------------------------
Routine_sleep_mode:
;--------------------Insert routine for wakeup in Sleep mode here-
nop
jsubret
;--------------------------------------------------------
Routine_ext_interrupt:
;-----Insert Interrupt service routine for External Interrupt from Pin here---
nop
jsubret
;------------------------------------------------------------
Routine_uart_rec_int:
;------------Insert interrupt routine for UART receive Interrupt here-----------
nop
jsubret
;---
clrwd
stop
;-----end of program-------------------------------
```

The following example from the Assembler program shows a simple program to display results on an LCD:

```
,------------------------------------------------------------
; File: simple_meas_with_LCD.asm
; Author: VK / UTG
;-------------------------------------------------------------
;-----------------------------------------------------------
; Simple program to demonstrate calculation of Initial Offset after POR and after the Initial
Offset is taken, it goes to measure mode.
; State 1: Take init offset value (ignore first 4 measurements) Then average over next 5.
; State 2: Take measurement value and substract init offset value, then scale to display
correct weight.
;
```

```
#include "config.h"
; The other include files are included at the end of the program
;------------ Constants for measurement program ------------------------------------------
; 1 - if offset calculation is complete
start:
; On POR configure the PSO9 to act as SPI master to communicate with the Holtek driver
ramadr 224+22
skipBitC r, 19, 3 ; Checking for power on reset : flg_rstpwr bit
jsub cfg spi master; Configures the SPI master lines on GPIO0, GPIO1 and GPIO2
; To use other pins for the SPI master, change in this include file accordingly
jsub cfg_ht_driver ; Configure the HT1621 driver for display
jsub init_values
ramadr init_offset_status ; Check status of init offset
skipBitS r, 0, 2
jsub get_init_offset
goto end
;Refresh the displayed value on measurement completion
ramadr 22+224
skipBitS r, 16, 1 ; Check for end of measurement - Bit 16
goto end
;-------------------------------------------------
; Reading measurement value HB0 into x Akku
ramadr 224+20
move x, r
ramadr init_offset_for_measurement
move y,r
sub x, y
abs x
;-----------------------------------------------------------------------
shiftL x, 4 ; HBO * 2^4
move z, 0x8D5E5 ; With 2000 g load and no multiplication factor (& with division
    by 10 seen below): Meas.value = 3629
    ; (2000 / 3629) * 2^20 = 0x8D15F
    ; This factor is further corrected with again 500 g load
    (500/499) * 0x8D15F = 0x8D5E5
    ; The above 2^4 and 2^20 factors are multiplied to adjust for the
    following mult24 opcode
mult24 x, z ; Implicit to opcode , result is / 2^24
move z, 10 ; division by 10 to omit the LSB, only 4 digits needed
divmod x, Z
move y, 0 ; Number of digits after the decimal point
jsub notolcd ; Routine to convert the display value to LCD format
move z, 0x10 ; 0x10 - Code to display units as gm,Codes for other units are
    present in notolcd.h
jsub display_value_on_Holtek ; Displaying the data with the Holtek driver
end:
clrwdt
stop
;-----end of main program-----------------------------------
;------------------------- --Subroutines--------------------------------
init_values:
ramadr
    count_measurements
```

5-50 acam messelectronic gmbh - Friedrich-List-Str. 4-76297 Stutensee - Germany - www. acam.de

```
clear 
;=======================================================================================
get_init_offset:
\begin{tabular}{lll} 
move & \(\mathbf{x}, 0 x F F F F 00 \quad\); setting all the segments \\
move & \(\mathbf{y}, 0 x F F F F F F\)
\end{tabular}
move z, 0
jsub display text on Holtek
;-------- Get current measurēment value and save it to x for further processing
ramadr 224+20 ;HB0 value
move x, r
;--------- Count Loops and dismiss first 4 measurements
ramadr temp_count ; Use a temporary counter
incr
compare r,4 ; Is it higher than 4? -> Ignore first 4 measurements
gotoNeg apply_roll_avg; From the 5th measurement, perform a rolling average
jsub roll_avg_init5; Initalize rolling average filter with measurement value in }
goto end_init_offset
;=======================================================================================
apply_roll_avg:
;-------- Use rolling average filter for init offset value -----------------
jsub rolling_avg_5 ; 5 times rolling average
;------------- Count Loops for Initial Offset --------------------------------------
ramadr count_measurements
incr r
compare r,5 ; Take 5 measurements
gotoPos end_init_offset; Is it lesser than 5? , then take more measurements else store
                                    the offset
;---- After 5 valid measurements save filtered value to RAM as initial offset for measurement-
ramadr init_offset_for_measurement ; Init offset value for measurement mode
move r, x
ramadr init_offset_status
incr r ; Set status of init_offset_status to 1 (init offset taken)
end_init_offset:
jsubret
;=====================================================================================
#include "rollavg.h" ; This file is used to calculate the rolling average of the measurement
#include "cfg_spi_master.h"; These include files are used ONLY for using the Holtek LCD driver
#include "cfg_ht_driver.h"
#include "notolcd.h"
#include "display_value_on_Holtek.h"
#include "display_text_on_Holtek.h"
```

For details on programming with the assembler tool please refer to the PSO9-EVA-KIT datasheet, which includes a description of the assembler software.

## PSØ9 DSP

## 6 Miscellaneous

### 6.1 Bug Report

[See Data Sheet, Volume 1 "General Data and Front-end Description"]

### 6.2 Document History

05.11.2014 First release of Volume 2, Version 1.0


## Micro-

 controlleracam-messelectronic gmbh
Friedrich-List-Straße 4
76297 Stutensee-Blankenloch
Germany
Phone +49 72447419 - 0
Fax +4972447419-29
E-Mail support@acam.de
www.acam.de

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Sensor Interface category:
Click to view products by ScioSense manufacturer:

Other Similar products are found below :
ZSC31150GEG1-T ZSSC4161BE2W LM1815MX/NOPB MAX31850KATB+ FM-252-4 FM-215-8 FM-253-4-P AS8510-ASSM AD598JRZ AD598SD/883B AD698APZ AD698SQ ADA4558WHCPZ-R7 ADPD4000BCBZR7 ADPD4001BCBZR7 MAX31855SASA+ MAX31855TASA+ DRV401AIDWPR AS89010 MAX31855SASA+T MAX1358BETL+ MAX31855EASA+ MAX31855KASA+ MAX31855KASA+T MAX31855NASA+ MAX31911AUI+ RE46C803SS20 MAX1452AAE+ MAX9926UAEE+ RE46C800SS20 SSC7102-GQ-AB2 MAX6675ISA+ MAX6674ISA+ MAX31855RASA+ MAX6675ISA+T FM-252-4-P SNJ306 ZSSC4132CE4W BD9251FV-E2 LM1815M/NOPB PGA302EPWT PGA309AIPWR RCV420JP TDC7200PWR XTR106UA/2K5 TPIC8101DW TPIC8101DWR VSP1000DSFR XTR101AP XTR105P


[^0]:    * Parameters A..H represent the discharging times at the different ports, see section 2.4.1 Result Registers for more details

