## HIGH-RELIABILITY PRODUCTS

## Features

- Low Quiescent Operating Currents $2 \mu \mathrm{~A} / 4 \mu \mathrm{~A}$ in OFF/ON state
- Scalable galvanic isolation from primary to secondary sides of the device
- Single control signal for on/off input (CLK)

Operation from 2.7V to 5.5 V
Compatible with standard microcontrollers

- Switch Characteristics

High voltage switch with bi-directional blocking in OFF state
60 V switch and $110 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{DS}(\text { on })}$
Up to 4A operating current

- Transient protection for SW1 and SW2 to:

IEC 61000-4-2 (ESD) $\pm \mathbf{3 0 k V}$ (air), $\pm 30 \mathrm{kV}$ (contact)
IEC 61000-4-4 (EFT) 40A (5/50ns) level 4
IEC 61000-4-5 (Surge/Lightning) 160V with $2 \Omega$ internal impedance (1.2/50 $\mu \mathrm{s}$ )

## Specification

- Junction operating temperature $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Packaged in a 20 pin QFN $(4 \times 4)$
- Product is lead-free, Halogen Free, RoHS / WEEE compliant


## Description

The TS13101M is a galvanically isolated 60 V solid state relay with bi-directional blocking. The device includes a single integrated $110 \mathrm{~m} \Omega$ high voltage switch allowing high efficiency switching of power loads or other high current applications. The input pin, CLK, controls the turn on/off of the switch. When the correct CLK sequence is provided the switch will latch on and stay on until the turn off sequence is given or a fault is detected.

The TS13101M includes several protection features. Each switch has an integrated over-current shut-down to prevent device damage during short-circuit or other unusually high load conditions. If an over-current event is detected for a time, the FET is latched off until the CLK turn on sequence is given. While the CLK pin is active after an over-current event or in the event of an incorrect turn-on sequence, the DATA pin is toggled at $1 / 4$ the CLK frequency.

## Applications

- Power load/rail switching
- Input supply multiplexing
- Isolated power supplies
- Solid state relays
- HVAC control


## TYPICAL APPLICATION CIRCUIT



## PIN DESCRIPTION

| Pin \# | Pin Name | Pin Function | Description |
| :---: | :---: | :---: | :---: |
| 1 | SRC | Switch Driver Supply Return | Local common supply return |
| 2 | SW2 | Switch Output Node 2 |  |
| 3 | SW1 | Switch Output Node 1 |  |
| 4 | SW1 | Switch Output Node 1 |  |
| 5 | SW2 | Switch Output Node 2 |  |
| 6 | SW1 | Switch Output Node 1 |  |
| 7 | SW2 | Switch Output Node 2 |  |
| 8 | SW2 | Switch Output Node 2 |  |
| 9 | DATA | Data Output | AC Coupled Data Output |
| 10 | CLK | Clock Input | AC Coupled Clock and Power Input |
| 11 | SYSP | Positive System Voltage |  |
| 12 | CPP | Charge Pump Cap | Additional Cap used for lower voltage Clock drive |
| 13 | VDD1 | Internal Supply 1 | Bypass Capacitor for Internal Supply |
| 14 | VDD2 | Internal Supply 2 | Bypass Capacitor for Internal Supply |
| 15 | NC | No Connect |  |
| 16 | SUB | IC Substrate Bias | Connect CsuB Capacitor to SYSM |
| 17 | NC | No Connect |  |
| 18 | SW1 | Switch Output Node 1 |  |
| 19 | SW1 | Switch Output Node 1 |  |
| 20 | SW2 | Switch Output Node 2 |  |
| PAD | PAD | Power PAD | Must be floating or connected to SUB |

## FUNCTIONAL BLOCK DIAGRAM



Figure 1: TS13101M Block Diagram

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted. ${ }^{(1,2,3)}$

| Parameter | Range | Unit |
| :--- | :---: | :---: |
| SW1, SW2, SYSP (Peak Voltage, with respect to SUB, SRC) | -0.5 to 60 | V |
| SW1, SW2 (with respect to each other) | -60 to 60 | V |
| CLK, DATA, VDD1, VDD2, CPP (with respect to SUB, SRC) | -0.3 to 5.5 | V |
| SUB | -60 to 0.3 | V |
| Maximum Junction Temperature, TJMAX | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range, T ${ }_{\text {STG }}$ | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge - Human Body Model | $\pm 2$ | kV |
| Electrostatic Discharge - IEC Contact (SW1 and SW2 Pins) ${ }^{(4)}$ | $\pm 30$ | kV |
| Electrostatic Discharge - IEC Air Discharge (SW1 and SW2 Pins) ${ }^{(4)}$ | $\pm 30$ | kV |
| Peak IR Reflow Temperature (10s to 30s) | 260 | ${ }^{\circ} \mathrm{C}$ |

Notes:
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to SRC terminal.
(3) ESD testing is performed according to the respective JESD22 JEDEC standard
(4) IEC ESD testing is performed on Semtech Product Evaluation Board TS13101-EVMX3.

## THERMAL CHARACTERISTICS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| OנA | Thermal Resistance Junction to Air (Note 1) | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Oлс | Thermal Resistance Junction to Case (Note 1) | 2.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Tر | Operating Junction Temperature Range | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Assumes 20LD $4 \times 4$ QFN with hi-K JEDEC board and 13.5 inch2 of 1 oz . Cu and 4 thermal vias connected to PAD

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{S W}$ | AC Switch Voltage (RMS Voltage) | -36 |  | 36 | V |
| $\mathrm{~V}_{\text {SW }}$ | DC or AC Peak Switch Voltage | -51 |  | 51 | V |
| $C_{\text {DATA }}$ | Data Isolation Capacitor |  | 100 |  | pF |
| $C_{\text {ISO }}$ | Clock Isolation Capacitor |  | 680 |  | pF |
| $C_{C P}$ | Charge Pump Capacitor |  | 100 | pF |  |
| $C_{\text {VDD1 }}$ | VDD1 Bypass Capacitor |  | 10 |  | nF |
| $C_{\text {VDD2 }}$ | VDD2 Bypass Capacitor |  | 100 |  | nF |
| $C_{\text {SUB }}$ | Sub Capacitor |  | 100 |  | nF |
| $C_{\text {SYS }}$ | System Bypass Capacitor |  |  |  |  |

## CLK Drive

| V ${ }_{\text {LLK }}$ | Clock Drive Voltage; Amplitude of driven CLK signal, Drive Impedance < 100 | 2.7 | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency to Turn on Switch | 500 | 2000 | kHz |
| $\mathrm{N}_{\text {clion-init }}$ | Number of CLK pulses to initialize Turn On | 3 | 8 | pulses |
| TLow-on | CLK Low time during Turn On Sequence | 10 | 20 | $\mu \mathrm{s}$ |
| $\mathrm{N}_{\text {CLKON }}$ | CLK Pulses to Turn on SW After TLow-on | 15 |  | pulses |
| TClkoff-init | CLK Low time to Initialize Turn-Off | 10 | 20 | $\mu \mathrm{s}$ |
| $\mathrm{N}_{\text {clkoff }}$ | CLK Pulses to Enable Turn-Off After $\mathrm{T}_{\text {clkoff-Init }}$ | 6 | 13 | pulses |
| $\mathrm{N}_{\text {cli-offdet }}$ | CLK Pulses to Detect Incorrect Turn-On Sequence | 19 |  | pulses |
| $\mathrm{T}_{\text {PRE-CHG }}$ | Pre-Charge Time for VDD1, VDD2 when $\left\|\mathrm{V}_{\mathrm{sw}_{2}}-\mathrm{V}_{\mathrm{sw} 1}\right\|<5.0 \mathrm{~V}$ $\mathrm{V}_{\mathrm{CLK}}=3.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{CLK}}=1 \mathrm{MHz}$ | 50 |  | ms |

## ELECTRICAL CHARACTERISTICS

Electrical Characteristics, $\mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (unless otherwise noted)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |  |  |  |
| Icli-norm | Normal Mode, CLK running | $\mathrm{V}_{\text {CLK }}=5.0 \mathrm{~V}, \mathrm{~F}_{\text {CLK }}=500 \mathrm{kHz}$ |  | 15 |  | $\mu \mathrm{A}$ |
| Ісık-Norm | Normal Mode, CLK running | $\mathrm{V}_{\text {CLK }}=3.0 \mathrm{~V}, \mathrm{~F}_{\text {CLK }}=1000 \mathrm{kHz}$ |  | 50 |  | $\mu \mathrm{A}$ |
| $\left.\right\|_{\text {cLK-StBY }}$ | Quiescent current | $\mathrm{V}_{\text {CLK }}=0 \mathrm{~V}, \mathrm{C}_{\text {ISO }}=680 \mathrm{pF}$ |  | 3 |  | $\mu \mathrm{A}$ |
| $I_{\text {srsp }}$ | Quiescent current | $\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}$, Latch Mode |  | 3 | 20 | $\mu \mathrm{A}$ |

## DATA Output

| F DATA | Data Frequency during <br> Current Shutdown |  | $\mathrm{F}_{\text {CLK }} / 4$ | kHz |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

## Output Switch

| $\mathrm{R}_{\text {DS(on) }}$ | On Resistance | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 85 | 110 | 135 | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loff | Off State Leakage | $\mathrm{V}_{\text {srs }}=\mathrm{V}_{\text {sw }} \mathrm{T}^{\prime}<125^{\circ} \mathrm{C}$ |  | 0.1 | 3 | $\mu \mathrm{A}$ |
| loutoc | Over Current Shutdown | $\mathrm{T}=25^{\circ} \mathrm{C}$ |  | 5.5 |  | A |
| OC FILT | Output Over Current Deglitch |  |  | 25 |  | $\mu s$ |
| $\mathrm{V}_{\text {clamp }}$ | Differential SW1/2 Clamping Voltage | $\begin{aligned} & \text { (SW1-SW2) or (SW2-SW1) } \\ & I_{\text {sw }}=50 \mathrm{~mA} \end{aligned}$ | 58 | 63 | 68 | V |
| Tcıkoff | Time for Turn Off |  | 4 |  | 10 | $\mu \mathrm{s}$ |

## PRODUCT CHARACTERISTICS




## APPLICATION WAVEFORMS



Figure 5:Over-Current Shut-Down and Restart

## SWITCH CONTROL

The TS13101M CLK pin performs a dual function:

1. It provides the command sequences in level and timing that determine the state of the switch.
2. It provides a source of power by which the switch can operate.

The microcontroller provides the CLK signal to the switch by a coupling capacitor, $\mathrm{C}_{150}$, that provides galvanic isolation between the microcontroller supply domain and that of the switch, the latter of which has a different reference voltage with respect to ground dependent on its state. Because of the requirement to source power, it is required that the microcontroller has a maximum source impedance of $100 \Omega$.

The CLK pin is used as a means to command the state of the switch by the ON and OFF sequences shown in Figure 2 through Figure 5 . Figure 2 shows the state of the switch being changed by sending ON and OFF Sequences. On initial power up, the switch state will default to the OFF condition.

It is necessary to send a device ON Sequence to transition the device to the ON state, as shown in Figure 3. First a series of clocks, $\mathrm{N}_{\text {CLKoN-INIT, }}$ of frequency $\mathrm{F}_{\text {cıK }}$ is transmitted, followed by a CLK low time of $\mathrm{T}_{\text {Low-on. Then }}$ Then another series of clocks of number $\mathrm{N}_{\text {cıккN }}$ is transmitted. On the final CLK edge the switch will be closed. Note that the CLK continues to cycle and the state of the DATA pin continues to be low. This indicates that the device is ON.

When it is desired to transition the device to the OFF state, the OFF Sequence must be transmitted via the microcontroller. This sequence is shown in Figure 4. Here the CLK is stopped for a period of $\mathrm{T}_{\text {cıKoff-INT, }}$ followed by a series of clocks of number $\mathrm{N}_{\text {cLKoff. }}$. Then the CLK must be asserted low for a period $\mathrm{T}_{\text {cLкоғF, }}$, after which the switch will be opened. If the CLK resumes switching, the DATA pin will return a signal $\mathrm{F}_{\text {сLK }} / 4$, indicating that the state of the switch is OFF.

Figure 5 shows the operation when an over-current event is detected, and the device autonomously transitions to the OFF state in order to protect itself and the load in the system. During the ON time, the CLK was being switched and the DATA pin was static, being held by the device in the low state. After the over-current event opens the switch, the DATA pin will start switching at $\mathrm{F}_{\text {CLK }} / 4$ to signal the microcontroller that the switch is no longer in the ON state. The microcontroller may infer from this that there has been a fault in the system. If diagnostics (performed elsewhere in the system) determine that the fault condition has been removed, the device may be returned to the ON state through the restart sequence shown. After an over-current event opens the switch, an OFF Sequence must be registered in the part before an ON Sequence can successfully transition the device back to the ON state. The DATA pin will assert low and stay low after the ON Sequence as long as load current remains below loutoc. If the switch transitions to the closed state and an over-current condition is detected, the process of Figure 5 will repeat.

## Failed Communication

In the event of a failed ON command sequence (due to external interference, system transients, etc.) the DATA pin will begin sending a signal at frequency $\mathrm{F}_{\text {CLK }} / 4$. Thus the microcontroller is alerted to a communication failure. Similarly, when an OFF command sequence has been sent, resuming CLK pulses after the $\mathrm{T}_{\text {CLKoff }}$ time will result in the DATA pin sending a signal of frequency $\mathrm{F}_{\text {скк }} / 4$. If the DATA pulses do not commence after 23 CLK cycles, the microcontroller can discern that the OFF sequence was not received correctly and the switch is still in the closed state. It is up to the microcontroller to do this fault handling and rectify the situation.

## PACKAGE INFORMATION



Figure 6: Package Outline Drawing


Figure 7: Device Symbolization
Notes:
YYWW = Year Calendar Week
XXXXX = Semtech Lot Number
XXXXX = Lot Number (Continued)


Figure 8: Recommended Board Layout Land Pattern

## ORDERING INFORMATION

| Part Number | Description | Package |
| :--- | :--- | :--- |
| TS13101M-QFNR | Latching Galvanic Isolated Switch | 20-pin PQFN Reel (3,300 pcs) |

## 3 SEMTECH

## IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.
© Semtech 2017

## CONTACT INFORMATION

Semtech Corporation<br>200 Flynn Road, Camarillo, CA 93012<br>Phone: (805) 498-2111, Fax: (805) 498-3804<br>www.semtech.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Semtech manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G NCV330MUTBG DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S NCP45780IMN24RTWG MAX14919ATP+ MC33882PEP TPS2021IDRQ1 TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC2095-2YMT-TR MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G FPF2701MX TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1-GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM

