

4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications

GENERAL DESCRIPTION

This 4-bit non-inverting translator uses two separate configurable power-supply rails. The A ports are designed to track $V_{\rm CCA}$. $V_{\rm CCA}$ accepts any supply voltage from 1.65V to 5.5V. $V_{\rm CCA}$ must be less than or equal to $V_{\rm CCB}$. The B ports are designed to track $V_{\rm CCB}$. $V_{\rm CCB}$ accepts any supply voltage from 2.3V to 5.5V. This allows for low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V and 5V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state.

The SGM4574 is designed so that the OE input circuit is supplied by V_{CCA} .

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SGM4574 is available in Green UTQFN-1.8×1.8-12L, TQFN-2×2-12L and SOIC-14 packages. It operates over an ambient temperature range of -40°C to +85°C.

FEATURES

- No Direction-Control Signal Needed
- Data Rates24Mbps (Push-Pull)2Mbps (Open-Drain)
- 1.65V to 5.5V on A Ports and 2.3V to 5.5V on B Ports (V_{CCA} ≤ V_{CCB})
- No Power-Supply Sequencing Required
 Either V_{CCA} or V_{CCB} can be Ramped First
- -40°C to +85°C Operating Temperature Range
- Available in Green UTQFN-1.8×1.8-12L, TQFN-2×2-12L and SOIC-14 Packages

APPLICATIONS

Handset Smartphone

Tablet

Desktop PC

TYPICAL APPLICATION




Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
	UTQFN-1.8×1.8-12L	-40°C to +85°C	SGM4574YUQN12G/TR	4574 XXXX	Tape and Reel, 3000
SGM4574	TQFN-2×2-12L	-40°C to +85°C	SGM4574YTQM12G/TR	4574 XXXX	Tape and Reel, 3000
	SOIC-14	-40°C to +85°C	SGM4574YS14G/TR	SGM4574YS14 XXXXX	Tape and Reel, 2500

MARKING INFORMATION

NOTE: XXXX = Date Code. XXXXX = Date Code and Vendor Code.

UTQFN-1.8×1.8-12L/TQFN-2×2-12L

XXXX

Date Code - Week
Date Code - Year

Date Code - Year

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

OVERSTRESS CAUTION

Stresses beyond those listed may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications

SGM4574

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range
V _{CCA} 0.3V to 6V
V _{CCB} 0.3V to 6V
A Ports, B Ports, OE Input Voltage Range, V _I ⁽¹⁾
-0.3V to 6V
Voltage Range Applied to Any Output in the High-Impedance
or Power-Off State, V ₀ ⁽¹⁾
A Ports0.3V to 6V
B Ports0.3V to 6V
Voltage Range Applied to Any Output in the High or Low State,
V _o ^{(1) (2)}
A Ports0.3V to V _{CCA} + 0.3V
B Ports0.3V to V _{CCB} + 0.3V
Input Clamp Current, I _{IK} (V _I < 0)50mA
Output Clamp Current, I _{OK} (V _O < 0)25mA
Continuous Output Current, Io±50mA
Continuous Current through V _{CCA} , V _{CCB} , or GND±100mA
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility
HBM4000V
MM300V
CDM1000V

NOTES:

- 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.


RECOMMENDED OPERATING CONDITIONS (3, 4)

Supply Voltage Range (5)	
V _{CCA}	1.65V to 5.5V
V _{CCB}	2.3V to 5.5V
High-Level Input Voltage, V _{IH}	
A Port I/Os (V _{CCA} = 1.65V, V _{CCB}	= 2.3V to 5.5V)
	V _{CCI} - 0.1V to V _{CCI}
A Port I/Os (V _{CCA} = 1.95V to 5.5	$V, V_{CCB} = 2.3V \text{ to } 5.5V)$
	V _{CCI} - 0.4V to V _{CCI}
B Port I/Os	V _{CCI} - 0.4V to V _{CCI}
OE Input	V _{CCA} × 0.8V to 5.5V
Low-Level Input Voltage, V _{IL}	
A Port I/Os	0V to 0.15V
B Port I/Os	0V to 0.15V
OE Input	0V to V _{CCA} × 0.25V
Operating Temperature Range	40°C to +85°C

NOTES:

- 3. V_{CCI} is the V_{CC} associated with the input ports.
- 4. V_{CCO} is the V_{CC} associated with the output ports.
- 5. V_{CCA} must be less than or equal to $V_{\text{CCB}},$ and V_{CCA} must not exceed 5.5V.

PIN CONFIGURATIONS



PIN DESCRIPTION

	PIN				
TQFN- 2×2-12L	UTQFN- 1.8×1.8-12L	SOIC-14	NAME	TYPE	FUNCTION
1	3	2	A1	I/O	Input/Output A1. Referenced to V _{CCA} .
2	4	3	A2	I/O	Input/Output A2. Referenced to V _{CCA} .
3	5	4	A3	I/O	Input/Output A3. Referenced to V _{CCA} .
4	6	5	A4	I/O	Input/Output A4. Referenced to V _{CCA} .
_	_	6, 9	NC	_	No Connection. Not internally connected.
5	7	7	GND	S	Ground
6	8	8	OE	I	3-State Output-Mode Enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
7	9	10	B4	I/O	Input/Output B4. Referenced to V _{CCB} .
8	10	11	В3	I/O	Input/Output B3. Referenced to V _{CCB} .
9	11	12	B2	I/O	Input/Output B2. Referenced to V _{CCB} .
10	12	13	B1	I/O	Input/Output B1. Referenced to V _{CCB} .
11	1	14	V _{CCB}	S	B Ports Supply Voltage. 2.3V ≤ V _{CCB} ≤ 5.5V.
12	2	1	V_{CCA}	S	A Ports Supply Voltage. 1.65V ≤ V _{CCA} ≤ 5.5V and V _{CCA} ≤ V _{CCB} .
Exposed Pad	-	-	GND	-	Exposed pad should be soldered to PCB board and connected to GND or left floating.

ELECTRICAL CHARACTERISTICS

 $(V_{CCA} = 1.65V \text{ to } 5.5V, V_{CCB} = 2.3V \text{ to } 5.5V, \text{Full} = -40^{\circ}\text{C}$ to +85°C, typical values are at $T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

PARAMETER		CONDITIONS		TEMP	MIN	TYP	MAX	UNITS
ELECTRICAL CHARACTER	RISTICS							
A Ports High Level Output Vo	oltage (V _{OHA})	I _{OH} = -20μA, V _{IB} ≥ '	V _{CCB} - 0.4V	Full	V _{CCA} × 0.67			
A Ports Low Level Output Vo	ltage (V _{OLA})	$I_{OL} = 1mA, V_{IB} \le 0.$	15V	Full			0.4	T ,,
B Ports High Level Output Vo	oltage (V _{OHB})	I _{OH} = -20μA, V _{IA} ≥ '	V _{CCA} - 0.4V	Full	V _{CCB} × 0.67			V
B Ports Low Level Output Vo	ltage (V _{OLB})	$I_{OL} = 1mA, V_{IA} \le 0.$	15V	Full			0.4	
Input Lookaga Current (L)	OE			+25°C			±1	
Input Leakage Current (I _I)	OE			Full			±1.5	μA
	A Ports		0)/4- 5 5)/	+25°C			±0.5	
Power Off Leakage Current	A Ports	$V_{CCA} = 0V, V_{CCB} = 0$	UV 10 5.5V	Full			±1]
(I _{OFF})	P. Dorto	\/ = 0\/ to 5 5\/	\/ - 0\/	+25°C			±0.5	μA
	B Ports	$V_{CCA} = 0V$ to 5.5V, $V_{CCB} = 0V$		Full			±1	
3-State Output Leakage	A or P Dorto	OE = 0V		+25°C			±0.5	μА
(I _{oz})	A OI B POILS			Full			±1	
		$V_1 = V_0 = OPEN,$ $I_0 = 0$	V_{CCA} = 1.65V to V_{CCB} , V_{CCB} = 2.3V to 5.5V	Full			13	
Quiescent Supply Current (Ic	CCA)		$V_{CCA} = 5.5V$, $V_{CCB} = 0V$	Full			13	μA
			$V_{CCA} = 0V$, $V_{CCB} = 5.5V$	Full			-1	
		$V_1 = V_0 = OPEN,$	V_{CCA} = 1.65V to V_{CCB} , V_{CCB} = 2.3V to 5.5V	Full			17	
Quiescent Supply Current (Ic	CCB)	$I_0 = 0$	$V_{CCA} = 5.5V$, $V_{CCB} = 0V$	Full			-1	μA
			$V_{CCA} = 0V$, $V_{CCB} = 5.5V$	Full			8	
Quiescent Supply Current (Id	cca + I _{CCB})	$V_1 = V_0 = OPEN,$ $I_0 = 0$	V_{CCA} = 1.65V to V_{CCB} , V_{CCB} = 2.3V to 5.5V	Full			21	μΑ
Quiescent Supply Current (I _{CCZA})		$V_1 = V_{CCI}$ or $0V$, $I_0 = 0$, $OE = 0V$	V_{CCA} = 1.65V to V_{CCB} , V_{CCB} = 2.3V to 5.5V	Full			13	μΑ
Quiescent Supply Current (I _{CCZB})		$V_1 = V_{CCI}$ or $0V$, $I_0 = 0$, $OE = 0V$	V_{CCA} = 1.65V to V_{CCB} , V_{CCB} = 2.3V to 5.5V	Full			8	μA
OE Input Capacitance (C _I)		$V_{CCA} = 3.3V, V_{CCB}$	= 3.3V	+25°C		6		pF
Input/Output Capacitance A I	Ports (C _{IO})			+25°C		6		
Input/Output Capacitance B	Ports (C _{IO})	$V_{CCA} = 3.3V, V_{CCB} =$	- 3.3V	+25°C		6		pF

TIMING REQUIREMENTS

			V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V		
	PARAMETER		TYP	TYP	TYP	UNITS	
(T _A = +25°C, V _{CCA} = 1.8V	/, unless otherwise noted.)	1					
Data Rate	Push-Pull Driving		24	24	24	Mhna	
Dala Rale	Open-Drain Driving		2	2	2	Mbps	
Dulas Duration (t.)	Push-Pull Driving	Deta Innuta	41	41	41	no	
Pulse Duration (t _w)	Open-Drain Driving	Data Inputs	500	500	500	ns	
(T _A = +25°C, V _{CCA} = 2.5V	/, unless otherwise noted.)	l					
Data Data	Push-Pull Driving		24	24	24	Mbps	
Data Rate	Open-Drain Driving		2	2	2		
Dula Donation (t.)	Push-Pull Driving	5	41	41	41	ns	
Pulse Duration (t _W)	Open-Drain Driving	Data Inputs	500	500	500		
(T _A = +25°C, V _{CCA} = 3.3V	/, unless otherwise noted.)						
Deta Deta	Push-Pull Driving	Push-Pull Driving		24	24	NAI	
Data Rate	Open-Drain Driving			2	2	Mbps	
Dula - Dunation (t.)	Push-Pull Driving	Data laurata		41	41	ns	
Pulse Duration (t _w)	Open-Drain Driving	Data Inputs		500	500		
(T _A = +25°C, V _{CCA} = 5V,	unless otherwise noted.)						
Deta Deta	Push-Pull Driving				24	NAI	
Data Rate	Open-Drain Driving	Open-Drain Driving			2	Mbps	
Dula - Donation (t.)	Push-Pull Driving	Data laurat			41		
Pulse Duration (t _w)	Open-Drain Driving	Data Inputs			500	ns	



SWITCHING CHARACTERISTICS

 $(T_A = +25^{\circ}C, V_{CCA} = 1.8V, unless otherwise noted.)$

DADAMETED	FROM	то	TEST	V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V	LIMITO	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	TYP	TYP	TYP	UNITS	
			Push-Pull Driving	3.5	3.5	5.1		
t _{PHL}	^	Б	Open-Drain Driving	56.2	27.0	27.9		
4	Α	В	Push-Pull Driving	5.1	4.5	4.4	ns	
t _{PLH}			Open-Drain Driving	142.7	119.8	92.1		
			Push-Pull Driving	3.0	2.8	3.4		
t_{PHL}	В	_	Open-Drain Driving	25.6	25.3	25.4	no	
4	В	В	Α	Push-Pull Driving	3.7	3.2	2.6	ns
t _{PLH}			Open-Drain Driving	55.1	49.4	48.0		
t_{EN} (t_{PZH} & t_{PZL})	OE	A or B		28.4	24.6	22.5		
t_{DIS} (t_{PHZ} & t_{PLZ})	OE	A or B		674	677	671	ns	
	A Dorto	Rise Time	Push-Pull Driving	7.2	8.1	9.1	ns	
t_{rA}	AFOILS	Rise Tille	Open-Drain Driving	12.3	11.3	10.1	lis	
	P. Dorto	Rise Time	Push-Pull Driving	7.2	6.1	5.4	no	
t_{rB}	D POILS	Rise Time	Open-Drain Driving	99.3	72.9	36.7	ns	
4	A Dorto	Fall Time	Push-Pull Driving	5.7	5.9	6.9	200	
t_{fA}	A Ports	raii Time	Open-Drain Driving	3.8	3.6	3.6	ns	
	D. Dorto	Call Time	Push-Pull Driving	7.9	7.8	8.4		
t_{fB}	B Ports	Fall Time	Open-Drain Driving	3.5	8.4	5.0	ns	
Data Rate			Push-Pull Driving	24	24	24	Mhra	
Data Rate			Open-Drain Driving	2	2	2	Mbps	

SWITCHING CHARACTERISTICS (continued)

($T_A = +25$ °C, $V_{CCA} = 2.5$ V, unless otherwise noted.)

PARAMETER	FROM	то	TEST	V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V	UNITS	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	TYP	TYP	TYP	UNIIS	
4			Push-Pull Driving	4.5	4.5	5.0		
t _{PHL}	^	В	Open-Drain Driving	26.2	27.1	26.2		
	Α	В	Push-Pull Driving	3.8	3.3	3.1	ns	
t _{PLH}			Open-Drain Driving	111.0	95.6	76.0		
			Push-Pull Driving	4.2	4.0	4.1		
t _{PHL}	В	A	Open-Drain Driving	25.8	25.5	25.6		
4	Б	A	Push-Pull Driving	3.7	3.5	3.6	ns	
t _{PLH}			Open-Drain Driving	52.7	50.6	49.8		
t _{EN} (t _{PZH} & t _{PZL})	OE	A or B		21.6	17.4	15.5		
t _{DIS} (t _{PHZ} & t _{PLZ})	OE	A or B		689	688	678	ns	
	A Dorto I	Rise Time	Push-Pull Driving	6.4	6.7	6.9	ns	
t_{rA}	A Ports i	rise rime	Open-Drain Driving	10.5	7.7	7.8		
	D Danta I	Rise Time	Push-Pull Driving	6.2	5.4	4.9		
t _{rB}	B Ports i	Rise Time	Open-Drain Driving	67.0	50.9	30.5	ns	
4	A Dorto	Fall Time	Push-Pull Driving	8.6	8.2	7.3	20	
t _{fA}	APOILS	rali IIIIle	Open-Drain Driving	3.6	3.3	3.1	ns	
+	P. Dorto	Fall Time	Push-Pull Driving	8.5	7.7	8.1		
t _{fB}	D PORS	rali IIIIIE	Open-Drain Driving	3.4	3.9	5.4	ns	
Data Rate			Push-Pull Driving	24	24	24	Mhna	
Data Rate			Open-Drain Driving	2	2	2	Mbps	

SWITCHING CHARACTERISTICS (continued)

(T_A = +25°C, V_{CCA} = 3.3V, unless otherwise noted.)

PARAMETER	FROM	то	TEST	V _{CCB} = 3.3V	V _{CCB} = 5V	UNITS	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	TYP	TYP	UNITS	
			Push-Pull Driving	4.4	5.0		
t _{PHL}			Open-Drain Driving	25.5	27.5		
1	Α	В	Push-Pull Driving	3.5	2.7	ns	
t_{PLH}			Open-Drain Driving	52.4	51.4		
			Push-Pull Driving	4.1	4.4		
t _{PHL}			Open-Drain Driving	25.8	54.3		
	В	Α	Push-Pull Driving	3.1	2.8	ns	
t _{PLH}			Open-Drain Driving	50.3	49.4	7	
t _{EN} (t _{PZH} & t _{PZL})	OE	A or B		15.9	13.8		
t _{DIS} (t _{PHZ} & t _{PLZ})	OE	A or B		699	678	ns	
4	A Ports Rise Time		Push-Pull Driving	5.2	6.2	ns	
t_{rA}			Open-Drain Driving	6.3	6.2		
4	D. Dorto	Rise Time	Push-Pull Driving	5.3	4.7		
t_{rB}	B Ports	Rise Time	Open-Drain Driving	8.3	6.8	ns	
	A Dorto	Fall Time	Push-Pull Driving	7.3	7.6		
t_{fA}	A Ports	raii Time	Open-Drain Driving	3.1	3.0	ns	
	D. Dorto	Fall Time	Push-Pull Driving	7.7	7.3		
t_{fB}	B Ports	Fall Time	Open-Drain Driving	3.8	4.6	ns	
Data Rate			Push-Pull Driving	24	24	Mhns	
Dala Rale			Open-Drain Driving	2	2	Mbps	

SWITCHING CHARACTERISTICS (continued)

($T_A = +25$ °C, $V_{CCA} = 5V$, unless otherwise noted.)

PARAMETER	FROM	то	TEST	V _{CCB} = 5V	UNITS	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	TYP	UNITS	
			Push-Pull Driving	5.3		
t _{PHL}	Α	Б	Open-Drain Driving	27.4		
4	Α	В	Push-Pull Driving	2.4	ns	
t _{PLH}			Open-Drain Driving	50.6		
			Push-Pull Driving	5.0		
t _{PHL}	D	Δ.	Open-Drain Driving	26.3		
4	В	B A	A	Push-Pull Driving	2.2	ns
t _{PLH}			Open-Drain Driving	49.3		
t _{EN} (t _{PZH} & t _{PZL})	OE	A or B		22.6	200	
t _{DIS} (t _{PHZ} & t _{PLZ})	OE	A or B		665	ns	
4	A Ports Rise Time		Push-Pull Driving	5.3	200	
t _{rA}			Open-Drain Driving	5.0	ns	
4	B Ports Rise Time		Push-Pull Driving	4.9	no.	
t_{rB}	D POILS F	rise rime	Open-Drain Driving	6.5	ns	
4	A Danta I	Tall Times	Push-Pull Driving	8.5		
t _{fA}	A Ports I	Fall Time	Open-Drain Driving	2.8	ns	
+	B Ports	Fall Time	Push-Pull Driving	7.7	no	
t_{fB}	D PORIS	rali IIIIIE	Open-Drain Driving	4.2	ns	
Data Rate			Push-Pull Driving	24	Mhna	
Data Kate			Open-Drain Driving	2	Mbps	

FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

PARAMETER MEASUREMENT INFORMATION




Figure 3. Load Circuits and Voltage Waveforms

NOTES:

- 1. C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal such that the output is high, except when OE is high. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.
- 3. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z_0 = 50 Ω , dv/dt \geq 1V/ns.
- 4. The outputs are measured one at a time, with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{DIS}.
- 6. t_{PZL} and t_{PZH} are the same as t_{EN} .
- 7. t_{PLH} and t_{PHL} are the same as t_{PD} .
- 8. V_{CCI} is the V_{CC} associated with the input ports.
- 9. V_{CCO} is the V_{CC} associated with the output ports.

DETAILED DESCRIPTION

Overview

The SGM4574 is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A ports are able to accept I/O voltages ranging from 1.65V to 5.5V, while the B ports can accept I/O voltages from 2.3V to 5.5V. The device is a pass gate architecture with edge rate accelerators (one-shots) to improve the overall data rate. $10k\Omega$ pull-up resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

Architecture

The SGM4574 architecture (see Figure 4) does not require a direction-control signal in order to control the direction of data flow from A to B or from B to A.




Figure 4. Architecture of a SGM4574 Cell

Each A port I/O has an internal $10k\Omega$ pull-up resistor to V_{CCA} , and each B port I/O has an internal $10k\Omega$ pull-up resistor to V_{CCB} . The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T2) for a short duration which speeds up the low-to-high transition.

Input Driver Requirements

The fall time (t_{fA} , t_{fB}) of a signal depends on the output impedance of the external device driving the data I/Os of the SGM4574. Similarly, the t_{PHL} and data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and data rates in the datasheet assume that the output impedance of the external driver is less than 50Ω .

Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first.

Enable and Disable

The SGM4574 has an OE input that disables the device by setting OE low, which places all I/Os in the high-impedance state. The disable time (t_{DIS}) indicates the delay between the time when the OE pin goes low and when the outputs actually enter the high-impedance state. The enable time (t_{EN}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE pin is taken high.

Pull-Up or Pull-Down Resistors on I/O Lines

Each A port I/O has an internal $10k\Omega$ pull-up resistor to V_{CCA} , and each B port I/O has an internal $10k\Omega$ pull-up resistor to V_{CCB} . If a smaller value of pull-up resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal $10k\Omega$ resistors).

Device Functional Modes

The SGM4574 has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

APPLICATION INFORMATION

The SGM4574 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SGM4574 is ideal for use in applications where an open-drain driver is connected to the data I/Os. The SGM4574 can also be used in applications where a push-pull driver is connected to the data I/Os, but the SGM4574 might be a better option for such push-pull applications.

Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	1.65V to 5.5V
Output Voltage Range	2.3V to 5.5V

Detailed Design Procedure

To begin the design process, determine the following:

· Input voltage range

Use the supply voltage of the device that is driving the SGM4574 to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

Output voltage range

Use the supply voltage of the device that the SGM4574 is driving to determine the output voltage range.

The SGM4574 has $10k\Omega$ internal pull-up resistors. External pull-up resistors can be added to reduce the total RC of a signal trace if necessary.

• An external pull-down resistor decreases the output V_{OH} and V_{OL} . Use Equation 1 to calculate the V_{OH} as a result of an external pull-down resistor.

$$V_{OH} = V_{CCX} \times R_{PD} / (R_{PD} + 10k\Omega) \tag{1}$$

where

 V_{CCX} is the supply voltage on either V_{CCA} or V_{CCB} . R_{PD} is the value of the external pull down resistor.

Power-Supply Recommendations

The SGM4574 uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCB} accepts any supply voltage from 2.3V to 5.5V and V_{CCA} accepts any supply voltage from 1.65V to 5.5V as long as V_S is less than or equal to V_{CCB} . The A ports and B ports are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V and 5V voltage nodes.

The SGM4574 does not require power sequencing between V_{CCA} and V_{CCB} during power-up so the power-supply rails can be ramped in any order. A V_{CCA} value greater than or equal to V_{CCB} ($V_{CCA} \ge V_{CCB}$) does not damage the device, but during operation, V_{CCA} must be less than or equal to V_{CCB} ($V_{CCA} \le V_{CCB}$) at all times.

The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pull-down resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pull-down resistor to ground is determined by the current-sourcing capability of the driver.

Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30ns, ensuring that any reflection encounters low impedance at the source driver.
- Placing pads on the signal paths for loading capacitors or pull-up resistors to help adjust rise and fall times of signals depending on the system requirements.

SGM4574

4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (JUNE 2018) to REV.A




PACKAGE OUTLINE DIMENSIONS TQFN-2×2-12L




NOTE: All linear dimensions are in millimeters.


PACKAGE OUTLINE DIMENSIONS UTQFN-1.8×1.8-12L




NOTE: All linear dimensions are in millimeters.


PACKAGE OUTLINE DIMENSIONS SOIC-14





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	_	nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
Α	1.35	1.75	0.053	0.069	
A1	0.10	0.25	0.004	0.010	
A2	1.25	1.65	0.049	0.065	
A3	0.55	0.75	0.022	0.030	
b	0.36	0.49	0.014	0.019	
D	8.53	8.73	0.336	0.344	
E	5.80	6.20	0.228	0.244	
E1	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050 BSC		
L	0.45	0.80	0.018	0.032	
L1	1.04	REF	0.040 REF		
L2	0.25	BSC	0.01	BSC	
R	0.07		0.003		
R1	0.07		0.003		
h	0.30	0.50	0.012	0.020	
θ	0°	8°	0°	8°	

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-2×2-12L	7"	9.5	2.30	2.30	0.90	4.0	4.0	2.0	8.0	Q2
UTQFN-1.8×1.8-12L	7"	9.0	2.10	2.10	0.80	4.0	4.0	2.0	8.0	Q2
SOIC-14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18
13"	386	280	370	5

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by SGMICRO manufacturer:

Other Similar products are found below:

NLSX4373DMR2G NLSX5012MUTAG HV583GA-G MC10H641FNR2G NLSX0102FCT1G NLSX0102FCT2G
NLSX4302EBMUTCG NLVSX4373DR2G PCA9306FMUTAG SY10H351JZ MC100EPT622MNG MAX9374AEKA+T MAX3378EETD+
MAX34405BEZT+ NLSX3014MUTAG NVT4556BUKZ NLSV4T244EMUTAG NLSX5011MUTCG NLV9306USG
NLVSX4014MUTAG MAX34405BEZT+T NLSV4T3144MUTAG NSV12200LT1G NLVSX4373MUTAG NB3U23CMNTAG
MAX3371ELT+T MAX3008EUP+T NLVPCA9306AMUTCG NLSX3013BFCT1G MAX9378EUA+T NLV7WBD3125USG
NLV14504BDTG NLSX3012DMR2G NLSX5012DR2G MAX3391EEUD+T MAX3379EETD+ PI4ULS3V4857GEAEX
MAX3391EEBC+T MAX14842ATE+T 74AVCH1T45FZ4-7 CLVC16T245MDGGREP HEF4104BT TC74LCX16245(EL,F)
MC10H124FNG CAVCB164245MDGGREP 7WBD383USG NVT2001GM,115 CLVC8T245MRHLTEP 74LVC1G175GS,132