

Low-Power, SOT µP Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

GENERAL DESCRIPTION

The SGM800 low-power micro-processor supervisor circuit monitors system voltages from 1.6V to 5V. This device performs a single function: it asserts a reset signal whenever the $V_{\rm CC}$ supply voltage falls below its reset threshold. The reset output remains asserted for the reset timeout period after $V_{\rm CC}$ rises above the reset threshold. The reset timeout is externally set by a capacitor to provide more flexibility.

The SGM800 has an active-low, open-drain reset output. It is available in Green SOT-23-5 package and operates over a temperature range of -40°C to +85°C.

FEATURES

- Monitor System Voltages from 1.6V to 5V
- Capacitor-Adjustable Reset Timeout Period
- Low Quiescent Current: 3µA (TYP)
- Open-Drain RESET Output Option
- Guaranteed RESET Valid to V_{CC} = 1V
- Immune to Short V_{CC} Transients
- Available in Green SOT-23-5 Package

APPLICATIONS

Portable Equipment

Battery-Powered Computers/Controllers

Automotive

Medical Equipment

Intelligent Instruments


Embedded Controllers

Critical µP Monitoring

Set-Top Boxes

Computers

TYPICAL APPLICATION



PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	RESET THRESHOLD (V)	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
	300 SOT-23-5		1.63	SGM800-1.63YN5G/TR	S69XX	Tape and Reel, 3000
0011000		2.32	SGM800-2.32YN5G/TR	S6AXX	Tape and Reel, 3000	
SGM800		2.63	SGM800-2.63YN5G/TR	S6BXX	Tape and Reel, 3000	
		2.93	SGM800-2.93YN5G/TR	S6CXX	Tape and Reel, 3000	

MARKING INFORMATION

NOTE: XX = Date Code.

YYY X X

Date Code.

Date Code - Month
Date Code - Year
Serial Number

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

All Voltages Referenced to GND	
Vcc	0.3V to 6V
RESET (Open-Drain)	0.3V to 6V
Input Current (All Pins)	20mA
Output Current (RESET)	20mA
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	3000V
MM	300V

RECOMMENDED OPERATING CONDITIONS

Operating Temperature Range-40°C to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	SRT	Set Reset Timeout Input. Connect a capacitor between SRT and ground to set the timeout period. Determine the period as follows: $t_{RP} = 2.6 \times 10^6 \times C_{SRT} + 340 \times 10^{-6}$ with t_{RP} in seconds and C_{SRT} in farads.
2	GND	Ground.
3	NC	Not Internally Connected. Can be connected to GND.
4	Vcc	Supply Voltage and Reset Threshold Monitor Input.
5	RESET	$\overline{\text{RESET}}$ changes from high to low whenever V_{CC} drops below the selected reset threshold voltage. $\overline{\text{RESET}}$ remains low for the reset timeout period after V_{CC} exceeds the reset threshold.


ELECTRICAL CHARACTERISTICS


 $(V_{CC} = 1V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ typical values are at } V_{CC} = 5V \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise specified.})$


	• •			-	•		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{CC}		1.0		5.5	V	
		V _{CC} ≤ 5.0V		3.9	7.0	μА	
Supply Current	Icc	V _{CC} ≤ 3.3V		3.4	5.5		
		V _{CC} ≤ 2.0V		3.0	4.8		
V Deept Threshold Appure		T _A = +25°C	V _{TH} - 2.5%		V _{TH} + 2.5%	V	
V _{CC} Reset Threshold Accuracy	V_{TH}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{TH} - 3.5%		V _{TH} + 3.5%		
Hysteresis	V _{HYST}			4 × V _{TH}		mV	
V _{CC} to Reset Delay	t _{RD}	V _{CC} falling at 1mV/μs		80		μs	
Doort Time cout Doried	t _{RP}	C _{SRT} = 1500pF	3.00	4.25	5.75		
Reset Timeout Period		C _{SRT} = 0		0.34		ms	
V _{SRT} Ramp Current	I _{RAMP}	V _{SRT} = 0 to 0.65V, V _{CC} = 1.6V to 5V		210		nA	
V _{SRT} Ramp Threshold	$V_{\text{TH-RAMP}}$	V _{CC} = 1.6V to 5V (V _{RAMP} rising)		0.6		V	
		V _{CC} ≥ 1.0V, I _{SINK} = 50µA	1.0V, I _{SINK} = 50µA		0.3		
RESET Output Voltage Low	V_{OL}	V _{CC} ≥ 2.7V, I _{SINK} = 1.2mA			0.3	V	
		V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA			0.4		
RESET Output Leakage Current, Open-Drain	I _{LKG}	V _{CC} > V _{TH} , reset not asserted			1	μA	


TYPICAL PERFORMANCE CHARACTERISTICS


 V_{CC} = 5V, C_{SRT} = 1500pF, T_A = +25°C, unless otherwise noted.















TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{CC} = 5V, C_{SRT} = 1500pF, T_A = +25°C, unless otherwise noted.





DETAILED DESCRIPTION

Reset Output

The reset output is typically connected to the reset input of a μP . A μP 's reset input starts or restarts the μP in a known state. The SGM800 μP supervisory circuit provides the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions.

RESET changes from high to low whenever V_{CC} drops below the threshold voltage. Once V_{CC} exceeds the threshold voltage, $\overline{\text{RESET}}$ remains low for the capacitor- adjustable reset timeout period.

This device output is guaranteed valid for $V_{CC} > 1V$.

The SGM800 is open-drain $\overline{\text{RESET}}$ output. Connect an external pull-up resistor to any supply from 0 to 5.5V. Select a resistor value large enough to register a logic low when $\overline{\text{RESET}}$ is asserted and small enough to register a logic high while supplying all input current and leakage paths connected to the $\overline{\text{RESET}}$ line. A $10k\Omega$ to $100k\Omega$ pull up is sufficient in most applications.

Selecting a Reset Capacitor

The reset timeout period is adjustable to accommodate a variety of μP applications. Adjust the reset timeout period (t_{RP}) by connecting a capacitor (C_{SRT}) between SRT and ground. Calculate the reset timeout capacitor as follows:

$$C_{SRT} = (t_{RP} - 340 \times 10^{-6}) / (2.6 \times 10^{6})$$

where t_{RP} is in seconds and C_{SRT} is in farads.

The reset delay time is set by a current/capacitor-controlled ramp compared to an internal 0.6V reference. An internal 210nA ramp current source charges the external capacitor. The charge to the capacitor is cleared when a reset condition is detected. Once the reset condition is removed, the voltage on the capacitor ramps according to the formula: dV/dt = I/C. The C_{SRT} capacitor must ramp to 0.6V to deassert the reset. C_{SRT} must be a low-leakage (<10nA) type capacitor; ceramic is recommended.

Operating as a Voltage Detector

The SGM800 can be operated in a voltage detector mode by floating the SRT pin. The reset delay times for V_{CC} rising above or falling below the threshold are not significantly different. The reset output is deasserted smoothly without false pulses.

APPLICATION INFORMATION

Interfacing to Other Voltages for Logic Compatibility

The open-drain output of the SGM800 can be used to interface to μPs with other logic levels. As shown in Figure 1, the open-drain output can be connected to voltages from 0 to 5.5V. This allows for easy logic compatibility to various μPs .




Figure 1. Open-Drain RESET Output Allows Use with Multiple Supplies

Negative-Going Vcc Transients

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, this supervisor is relatively immune to short-duration negative-going transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the Typical Performance Characteristics shows this relationship.

The area below the curve of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative-going pulse applied to V_{CC} , starting above the actual reset threshold (V_{TH}) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient decreases (further below the reset threshold), the maximum allowable pulse width-decreases.

Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts 50 μ s or less does not cause a reset pulse to be issued.

Wired-OR Reset

To allow auxiliary circuitry to hold the system in reset, an external open-drain logic signal can be connected to the open-drain $\overline{\text{RESET}}$ of the SGM800, as shown in Figure 2. This configuration can reset the $\mu P,$ but does not provide the reset timeout when the external logic signal is released.




Figure 2. Wired-OR Reset Circuit

Layout Consideration

SRT is a precise current source. When developing the layout for the application, be careful to minimize board capacitance and leakage currents around this pin. Traces connected to SRT should be kept as short as possible. Traces carrying high-speed digital signals and traces with large voltage potentials should be routed as far from SRT as possible. Leakage current and stray capacitance (e.g., a scope probe) at this pin could cause errors in the reset timeout period. When evaluating these parts, use clean prototype boards to ensure accurate reset periods.

REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


JANUARY 2013 - REV.A to REV.A.1

Changes from Original (MARCH 2012) to REV.A





PACKAGE OUTLINE DIMENSIONS SOT-23-5





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol		nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
Α	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
Е	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950 BSC		0.037 BSC		
e1	1.900 BSC		0.075 BSC		
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by SGMICRO manufacturer:

Other Similar products are found below:

NLV17SG32DFT2G CD4068BE NL17SG86DFT2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC1G08Z-7 CD4025BE NLV17SZ00DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 74LVC1G86Z-7 NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G NLX2G86MUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G86HK3-7 NLVVHC1G14DFT2G NLX1G99DMUTWG NLVVHC1G00DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLVVHC1GT00DFT2G NLV74HC02ADTR2G NLX1G332CMUTCG NLVHCT132ADTR2G NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G NLVVHC1G02DFT1G NLV74HC86ADR2G 74LVC2G86RA3-7 NL17SZ38DBVT1G NLV18SZ00DFT2G NLVVHC1G07DFT1G NLVVHC1G02DFT2G