

### **Features**

Transient protection for high-speed data lines IEC61000 -4-2 (ESD) ±20kV (Air)

±20kV (Contact)

IEC 61000-4-5 (Lightning)


4.0A (8/20µs)

- Cable Discharge Event (CDE)
- · Array of surge rated diodes with internal TVS diode
- Small package saves board space
- Protects four I/O lines
- Low capacitance: 0.5pF@0V(Typical)(I/O-GND) 0.25pF@0V(Typical)(I/O-I/O)
- Low leakage current: 0.1µA @ VRWM (Typical)
- Low clamping voltage
- Each I/O pin can withstand over 1000 ESD strikes for ±8kV contact discharge

### **Description**

RCLAMP0524P is an ultra-low capacitance Transient Voltage Suppressor (TVS)designed to provide electrostatic discharge (ESD)protection for high-speed data interfaces. With typical capacitance of 0.5pF only, is designed to protect parasitic-sensitive systems against over-voltage and over-current transient events.It complies with IEC61000-4-2 (ESD), Level 4 (±15kV air,±8kV contact discharge),IEC61000-4-4 (electrical fast transient-EFT)(40A,5/50ns), very fast charged device model (CDM)ESD and cable discharge event (CDE),etc.

The RCLAMP0524P comes in a RoHS compliant and Halogen Free 2.5mm x 1.0mm x 0.55mm DFN2510-10L package. This device incorporates eight surge rated, ultra-low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground.



DFN2510-10L (Bottom View)

### **Applications**

- HDMI 1.4/2.0, USB 3.0/3.1, MDDI, SATA ports
- Monitors and flat panel displays
- Set-top box
- Video graphics cards
- Digital Video Interface (DVI)
- Notebook computers


#### **Mechanical Characteristics**

Package: DFN2510-10L Marking: Part number


Packaging: Tape and Reel

ROHS compliant

### **Circuit Diagram**



### **Pin Configuration**



DFN2510-10L (Top View)

service@jy-electronics.com.cn



## **Absolute Maximum Rating**

Symbol	Parameter	Value	Units
I <sub>PP</sub>	Peak Pulse Current (8/20µs)	4	А
P <sub>PK</sub>	Peak Pulse Power (8/20µs)	40	W
V <sub>ESD</sub>	ESD per IEC61000-4-2 (Air) ESD per IEC61000-4-2 (Contact)	±20 ±20	kV
T <sub>OPT</sub>	Operating Temperature	-55/+125	°C
T <sub>STG</sub>	Storage Temperature	-55/+150	°C

# **Electrical Characteristics (T = 25°C)**

Symbol	Parameter	Diagram
$V_{RWM}$	Nominal Reverse Working Voltage	Current 🛉
I <sub>R</sub>	Reverse Leakage Current @ V <sub>RWM</sub>	
$V_{BR}$	Reverse Breakdown Voltage @ I <sub>T</sub>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
I <sub>T</sub>	Test Current for Reverse Breakdown	V <sub>C</sub> V <sub>BR</sub> V <sub>ROMA</sub>
V <sub>C</sub>	Clamping Voltage @ I <sub>PP</sub>	I I I I I I I I I I I I I I I I I I I
I <sub>PP</sub>	Maximum Peak Pulse Current	
C <sub>ESD</sub>	Parasitic Capacitance	      <sub>PP</sub>
I <sub>F</sub>	Forward Current	l leb
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>	


Symbol	Test Condition	Minimum	Typical	Maximum	Units
$V_{RWM}$				5.0	V
I <sub>R</sub>	V <sub>RWM</sub> = 5V, T = 25°C Between I/O and GND		0.1	1.0	μΑ
$V_{BR}$	$I_T = 1 \text{mA}$ Between I/O and GND	6.0	8.0	10.0	V
VC	I <sub>PP</sub> = 4A, t <sub>p</sub> = 8/20μs Between I/O and GND		10.0		V
V <sub>C</sub>	$I_{PP} = 8.0A, t_p = 100 \text{ns}^{(1)}$		10.7		V
Ü	$I_{PP} = 16.0A, t_p = 100ns^{(1)}$		13.2		V
$R_{dyn}$	$I_{PP} = 12.0A, t_p = 100 \text{ns}^{(1)}$		0.3		Ω
C <sub>ESD</sub>	$V_R$ = 0V, f = 1MHz Between I/O and GND		0.5		pF
C <sub>ESD</sub>	$V_R = 0V$ , $f = 1MHz$ Between I/O and I/O		0.25		pF

Notes:(1)Measurements performed using a 100ns Transmission Line Pulse(TLP) system,Between I/O and GND.




## **Typical Performance Characteristics**


#### TLP Measurement of I/O to GND




#### TLP Measurement of I/O to I/O




#### Capacitance vs Reverse Voltage IO to GND



#### Capacitance vs Reverse Voltage IO to IO




#### 8/20us Current IO to GND





## **Recommended Soldering Conditions**



#### **Recommended Conditions**


Profile Feature	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.
Preheat	
-Temperature Min (T <sub>S min</sub> )	150°C
-Temperature Max (T <sub>S max</sub> )	200°C
-Time (min to max) (ts)	60-180 seconds
T <sub>S max</sub> to T <sub>L</sub>	
-Ramp-up Rate	3°C/second max.
Time maintained above:	
-Temperature (T <sub>L</sub> )	217℃
-Time (t <sub>L</sub> )	60-150 seconds
Peak Temperature (T <sub>P</sub> )	260°C
Time within 5°C of actual Peak Temperature (t <sub>P</sub> )	20-40 seconds
Ramp-down Rate	6°C/second max.
Time 25°C to Peak Temperature	8 minutes max.




### **High Speed PCB Layout Guidelines**

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The RCLAMP0524P devices should be located as close as possible to the noise source. The RCLAMP0524P device should be placed on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the RCLAMP0524P devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will dissipated by the RCLAMP0524P device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.

The RCLAMP0524P ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. The RCLAMP0524P is designed for ease of PCB layout by allowing the traces to run underneath the device. The pinout of the RCLAMP0524P is designed to simply drop onto the IO lines of a High Definition Multimedia Interface (HDMI 1.4/2.0) or USB 3.0/3.1 design without having to divert the signal lines that may add more parasitic inductance. Pins 1, 2, 4 and 5 are connected to the internal TVS devices and pins 6, 7, 9 and 10 are no connects. The no connects was done so the package can be securely soldered onto the PCB surface.




Flow Through Layout for HDMI 1.4/2.0




Flow Through Layout for USB 3.0/3.1



## **Application Information**




**HDMI 1.4/2.0 Ports** 




**USB 3.0/3.1 Ports** 




# Package Outline, DFN2510-10L






**Bottom View** 

Side View




Top View



Cymphal	Dimensi	on In Mil	limeters	Dimension In Inches		
Symbol	Normal	Min	Max	Normal	Min	Max
Α		0.450	0.550		0.018	0.026
A1	0.050	0.025	0.075	0.002	0.001	0.003
D	2.500	2.450	2.550	0.098	0.096	0.100
E	1.000	0.950	1.050	0.039	0.037	0.041
b	0.200	0.150	0.250	0.008	0.006	0.010
b1	0.400	0.350	0.450	0.016	0.014	0.018
L	0.370	0.320	0.420	0.015	0.013	0.017
L1	0.030	0.000	0.060	0.001	0.000	0.002
R	0.100 REF			0.004 REF		
е	0.500 BSC			0.020 BSC		



## **Tape and Reel Specification**



Symbol	W	A0	В0	K0	E	F	Р	P0	P2	Т
Dimensions (mm)	8.00+0.3 -0.1	1.23±0.05	2.7±0.05	0.7±0.05	1.75±0.1	3.5±0.05	4.0±0.1	4.0±0.1	2.0±0.05	0.25±0.02

## **Marking Codes**



#### Note:

- (1) "14S" is part number, fixed.
- (2) "XXX" is the identification number.

## **Ordering Information**

Part Number	Working Voltage	Quantity Per Reel	Reel Size	
RCLAMP0524P	5V	3,000	7 Inch	

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ESD Suppressors / TVS Diodes category:

Click to view products by Shenzhen Jing Yang manufacturer:

Other Similar products are found below:

60KS200C D18V0L1B2LP-7B D5V0F4U5P5-7 NTE4902 P4KE27CA P6KE11CA P6KE8.2A SA60CA SA64CA SMBJ12CATR
SMBJ33CATR SMBJ6.5A SMBJ8.0A ESD101-B1-02ELS E6327 ESD112-B1-02EL E6327 ESD7451N2T5G 19180-510 CPDT-5V0USPHF 3.0SMCJ33CA-F 3.0SMCJ36A-F HSPC16701B02TP JANTX1N6126A D3V3Q1B2DLP3-7 D55V0M1B2WS-7 SCM1293A-04SO
ESD200-B1-CSP0201 E6327 SM12-7 CEN955 W/DATA VESD12A1A-HD1-GS08 CPDQC5V0-HF D1213A-01LP4-7B ESD101-B1-02EL
E6327 AOZ8808DI-03 5KP15A 5KP48A 5KP90A ESD3V3D7-TP 15KPA36A-LF P4KE56CA P4KE68A P4KE91CATR P6KE120A
P6KE13CA P6KE43CA P6KE6.8CA P6KE8.2 P6SMBJ20CA JANTX1N6072A SR2835ESKG SA90CA