## General Description

The SLG59M1512V is designed for power switching applications. The part comes with two $80 \mathrm{~m} \Omega 1.0$ A rated MOSFETs, each controlled by an ON control pin. Each MOSFET's ramp rate is adjustable depending on the input current level of the ON pin. The product is packaged in an ultra-small $1.6 \times 1.0 \mathrm{~mm}$ package.

## Features

- Two $80 \mathrm{~m} \Omega$ 1.0 A MOSFETs
- Two integrated VGS Charge Pumps
- User selectable ramp rate with external resistor
- Protected by thermal shutdown
- Integrated Discharge Resistor
- Pb-Free / Halogen-Free / RoHS compliant
- STDFN 8L, $1.0 \times 1.6 \mathrm{~mm}$


## Pin Configuration



## Applications

- Power-Rail Switching:
- Notebook/Laptop/Tablet PCs
- Smartphones/Wireless Handsets
- High-definition Digital Cameras
- Set-top Boxes
- Point of Sales Pins
- GPS Navigation Devices


## Block Diagram



Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | D2 | MOSFET | Drain/Input terminal of Power MOSFET Channel 2. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at D2 should be rated at 10 V or higher. |
| 2 | ON2 | Input | A low-to-high transition on this pin closes the Channel 2 of power switch. ON is an assert-ed-HIGH, level-sensitive CMOS input with $\mathrm{ON}_{\mathrm{N}} \mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}} \mathrm{INI}>1.2 \mathrm{~V}$. Connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. A resistor connected in series to ON 2 signal sets the $\mathrm{V}_{\mathrm{S} 2}$ Slew Rate. Please read more information on Adjustable Slew Rate description. |
| 3 | ON1 | Input | A low-to-high transition on this pin closes the Channel 1 of power switch. ON is an assert-ed-HIGH, level-sensitive CMOS input with $\mathrm{ON}_{\mathrm{N}} \mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}} \mathrm{INI}>1.2 \mathrm{~V}$. Connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. A resistor connected in series to ON 1 signal sets the $\mathrm{V}_{\mathrm{S} 1}$ Slew Rate. Please read more information on Adjustable Slew Rate description. |
| 4 | D1 | MOSFET | Drain/Input terminal of Power MOSFET Channel 1. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at D1 should be rated at 10 V or higher. |
| 5 | S1 | MOSFET | Source/Output terminal of Power MOSFET Channel1. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at S 1 should be rated at 10 V or higher. |
| 6 | VDD | PWR | VDD supplies the power for the operation of the power switch and internal control circuitry where its range is $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor. |
| 7 | GND | GND | Ground connection. Connect this pin to system analog or power ground plane. |
| 8 | S2 | MOSFET | Source/Output terminal of Power MOSFET Channel2. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at S 2 should be rated at 10 V or higher. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1512V | STDFN 8L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M1512VTR | STDFN 8L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

## Application Diagram



Adjustable Ramp Rate vs. ON Pin Current (5.5 V, $25^{\circ} \mathrm{C}$ )

| ON Pin Current | $\mathbf{V}_{\mathbf{S ( S R )}}$ (typ) |
| :---: | :---: |
| $20 \mu \mathrm{~A}$ | $0.56 \mathrm{~V} / \mathrm{ms}$ |
| $50 \mu \mathrm{~A}$ | $1.34 \mathrm{~V} / \mathrm{ms}$ |
| $100 \mu \mathrm{~A}$ | $2.53 \mathrm{~V} / \mathrm{ms}$ |
| $150 \mu \mathrm{~A}$ | $3.71 \mathrm{~V} / \mathrm{ms}$ |
| $200 \mu \mathrm{~A}$ | $4.68 \mathrm{~V} / \mathrm{ms}$ |
| $250 \mu \mathrm{~A}$ | $5.63 \mathrm{~V} / \mathrm{ms}$ |

## Adjustable Slew Rate (ON2 Pin 2 and ON1 Pin3)

SLG59M1512V has a built in configurable slew control feature. The configurable slew control uses current detection method on ON1/ON2. When ON voltage rises above $\mathrm{ON}_{-\mathrm{VIH}} \mathrm{INI}(1.2 \mathrm{~V}$ typical), the slew control circuit will measure the current flowing into ON1/ON2. Based on the current flowing into ON1/ON2, different slew rates will be selected by the internal control circuit. See ON Pin Curent vs. $\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ table. The slew rate is configurable by selecting a different $\mathrm{R} 1 / \mathrm{R} 2$ resistor value as shown on application diagram. Calculating the R1/R2 value depends on both the desired slew rate, and the $\mathrm{V}_{\mathrm{OH}}$ level of the device driving the ON1/ON2 pin.

ON Pin Current $=\left(G P I O \_V_{O H}-O N \_V_{\text {REF }}(1.05 \mathrm{~V}\right.$ typical $\left.)\right) / R$

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage |  | -- | -- | 6 | V |
| $\mathrm{~T}_{\text {S }}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD $_{\text {HBM }}$ | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| $\mathrm{ESD}_{\mathrm{CDM}}$ | ESD Protection | Charged Device Model | 1000 | -- | -- | V |
| MSL | Moisture Sensitivity Level |  |  | 1 |  |  |
| $\theta_{\text {JA }}$ | Thermal Resistance, | $1 \times 1.6 m m$ STDFN; Determined using <br> 1 in $^{2}, 1$ oz. copper pads under each Dx <br> and Sx terminal and FR4 pcb material | -- | 72 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| W $_{\text {DIS }}$ | Package Power Dissipation |  | -- | -- | 0.4 | W |
| MOSFET IDS | Peak Current from Drain to Source | For no more than 1 ms with 1\% duty cycle | -- | -- | 1.5 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage | Pin 6 | 2.5 | -- | 5.5 | V |
| $V_{\text {D1 }}$ | Power Switch Input Voltage of Channel 1 | Pin 4 | 0.85 | -- | $V_{D D}$ | V |
| $V_{\text {D2 }}$ | Power Switch Input Voltage of Channel 2 | Pin 1 | 0.85 | -- | $V_{D D}$ | V |
| $I_{\text {DD }}$ | Power Supply Current (PIN 6) | when OFF | -- | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | when ON, No load | -- | 35 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\mathrm{ON}[1,2]}$ | ON Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 80 | 100 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 100 | 110 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 110 | 120 | $\mathrm{m} \Omega$ |
| MOSFET IDS | Current from D[1,2] to S[1,2] | Continuous | -- | -- | 1.0 | A |
| Ton_Delay | ON Delay Time | $50 \%$ ON to $\mathrm{V}_{\mathrm{S}[1,2]}$ Ramp Start; ON Pin Current (PIN2, PIN3) $=20 \mu \mathrm{~A}$; $V_{D D}=V_{D[1,2]}=5 \mathrm{~V} ; C_{\text {LOAD }}=10 \mu \mathrm{~F}$; $R_{\text {LOAD }}=20 \Omega$ | -- | 2.4 | 4.0 | ms |
|  |  | $50 \%$ ON to $90 \% \mathrm{~V}_{\text {S } 11,2]}$ | Configurable ${ }^{1}$ |  |  | ms |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | Example: <br> ON Pin Current (PIN2, PIN3) $=20 \mu \mathrm{~A}$; $V_{D D}=V_{D[1,2]}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}$; $R_{\text {LOAD }}=20 \Omega$ | -- | 11.7 | -- | ms |
|  |  | $10 \% \mathrm{~V}_{\mathrm{S}[1,2]}$ to $90 \% \mathrm{~V}_{\mathrm{S}[1,2]}$ | Configurable ${ }^{1}$ |  |  | V/ms |
| $\mathrm{V}_{\text {S(SR) }}$ | $\mathrm{V}_{\mathrm{S}[1,2]}$ Slew Rate | Example: <br> ON Pin Current (PIN2, PIN3) $=20 \mu \mathrm{~A}$; $V_{D D}=V_{D[1,2]}=5 \mathrm{~V} ; C_{L O A D}=10 \mu \mathrm{~F}$; $R_{\text {LOAD }}=20 \Omega$ | -- | 0.56 | -- | V/ms |
| $\mathrm{R}_{\text {DISCHRG }}$ | Discharge Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}[1,2]}=0.4 \mathrm{~V} \text { Input } \\ & \text { bias } \end{aligned}$ | 100 | 150 | 300 | $\Omega$ |

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from S[1,2] to GND | -- | -- | 100 | $\mu \mathrm{F}$ |
| ON_V ${ }_{\text {REF }}$ | ON Pin Reference Voltage ${ }^{2}$ |  | 0.99 | 1.05 | 1.10 | V |
| ON_V ${ }_{\text {IH_INI }}$ | Initial Turn On Voltage | Internal Charge Pump ON | 1.2 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V $\mathrm{V}_{\text {IL }}$ | Low Input Voltage on ON pin | Internal Charge Pump OFF | -0.3 | 0 | 0.3 | V |
| ON_R | Input Impedance on ON pin |  | 100 | -- | -- | $\mathrm{M} \Omega$ |
| THERM ${ }_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {TIME }}$ | Thermal shutoff time |  | -- | -- | 1 | ms |
| TOFF_Delay | OFF Delay Time | $50 \%$ ON to $\mathrm{V}_{\mathrm{S}[1,2]}$ Fall Start; $\mathrm{V}_{\mathrm{D}[1,2]}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{LOAD}}=20 \Omega ; \text { no } \mathrm{C}_{\mathrm{LOAD}}$ | -- | 55 | 70 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {FALL }}$ | $\mathrm{V}_{\mathrm{S}[1,2]}$ Fall Time | $\begin{aligned} & 90 \% \mathrm{~V}_{\mathrm{S}[1,2]} \text { to } 10 \% \mathrm{~V}_{\mathrm{S}[1,2]} ; \\ & \mathrm{V}_{\mathrm{D}[1,2]}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{LOAD}}=20 \Omega ; \text { no } \mathrm{C}_{\mathrm{LOAD}} \end{aligned}$ | -- | 32 | -- | $\mu \mathrm{s}$ |

## Notes:

1. Refer to table for configuration details.
2. Voltage before ON pin resistor needs to be higher than 1.2 V to generate required $\mathrm{I}_{\mathrm{ON}}$
$\mathrm{T}_{\mathrm{ON} \text { _Delay }}, \mathrm{V}_{\mathrm{S}(\mathrm{SR})}$, and $\mathrm{T}_{\text {Total_ON }}$ Timing Details

*Rise and Fall Times of the ON Signal are 100 ns

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

Typical Performance Characteristics
Slew Rate vs. ON Current


Total_ON vs. ON Current


## Power Dissipation

The junction temperature of the SLG59M1512V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the $\mathrm{RDS}_{\mathrm{ON}}$-generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1512V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}_{\text {TOTAL }}=\left(\mathrm{RDS}_{\mathrm{ON} 1} \times \mathrm{I}_{\mathrm{DS} 1}{ }^{2}\right)+\left(\mathrm{RDS}_{\mathrm{ON} 2} \times \mathrm{I}_{\mathrm{DS} 2}{ }^{2}\right)
$$

where:
$\mathrm{PD}_{\text {TOTAL }}=$ Total package power dissipation, in Watts (W)
$\operatorname{RDS}_{\mathrm{ON}[1,2]}=$ Channel 1 and Channel 2 Power MOSFET ON resistance, in Ohms ( $\Omega$ ), respectively $\mathrm{I}_{\mathrm{DS}[1,2]}=$ Channel 1 and Channel 2 Output current, in Amps (A), respectively
and

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{PD}_{\text {TOTAL }} \mathrm{x} \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}}
$$

where:
$\mathrm{T}_{J}=$ Die junction temperature, in Celsius degrees $\left({ }^{\circ} \mathrm{C}\right)$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) - highly dependent on pcb layout
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees $\left({ }^{\circ} \mathrm{C}\right)$
In nominal operating mode, the SLG59M1512V's power dissipation can also be calculated by taking into account the voltage drop across each switch ( $\mathrm{V}_{\mathrm{Dx}}-\mathrm{V}_{S_{x}}$ ) and the magnitude of that channel's output current ( $l_{\mathrm{DS}}$ ):

$$
\begin{gathered}
\mathrm{PD}_{\mathrm{TOTAL}}=\left[\left(\mathrm{V}_{\mathrm{D} 1}-\mathrm{V}_{\mathrm{S} 1}\right) \times \mathrm{I}_{\mathrm{DS} 1}\right]+\left[\left(\mathrm{V}_{\mathrm{D} 2}-\mathrm{V}_{\mathrm{S} 2}\right) \times \mathrm{I}_{\mathrm{DS} 2}\right] \text { or } \\
\mathrm{PD}_{\text {TOTAL }}=\left[\left(\mathrm{V}_{\mathrm{D} 1}-\left(\mathrm{R}_{\mathrm{LOAD} 1} \times \mathrm{I}_{\mathrm{DS} 1}\right)\right) \times \mathrm{I}_{\mathrm{DS} 1}\right]+\left[\left(\mathrm{V}_{\mathrm{D} 2}-\left(\mathrm{R}_{\mathrm{LOAD} 2} \times \mathrm{I}_{\mathrm{DS} 2}\right)\right) \times \mathrm{I}_{\mathrm{DS} 2}\right]
\end{gathered}
$$

where:
$\mathrm{PD}_{\text {TOTAL }}=$ Total package power dissipation, in Watts (W)
$\mathrm{V}_{\mathrm{D}[1,2]}=$ Channel 1 and Channel 2 Input Voltage, in Volts ( V ), respectively
$\mathrm{R}_{\text {LOAD[1,2] }}=$ Channel 1 and Channel 2 Output Load Resistance, in Ohms ( $\Omega$ ), respectively
$I_{D S[1,2]}=$ Channel 1 and Channel 2 output current, in Amps (A), respectively
$\mathrm{V}_{\mathrm{S}[1,2]}=$ Channel 1 and Channel 2 output voltage, or $\mathrm{R}_{\mathrm{LOAD}[1,2]} \times \mathrm{I}_{\mathrm{DS}[1,2]}$, respectively

## Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$

Integrated Power Switch with Discharge

## Layout Guidelines:

1. The VDD pin needs a $0.1 \mu \mathrm{~F}$ external capacitor to smooth pulses from the power supply. Locate this capacitor as close as possible to the SLG59M1512V's PIN6.
2. Since the D1, D2, S1 and S2 pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils $(0.381 \mathrm{~mm})$ per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathrm{IN}}$ and output C LOAD low-ESR capacitors as close as possible to the SLG59M1512V's D1, D2, S1 and S2 pins;
4. The GND pin should be connected to system analog or power ground plane.
5. 2 oz . copper is recommended for high current operation.

## SLG59M1512V Evaluation Board:

A GFET3 Evaluation Board for SLG59M1512V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for $\mathrm{RDS}_{\mathrm{ON}}$ evaluation.


Figure 1. SLG59M1512V Evaluation Board.

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge


Figure 2. SLG59M1512V Evaluation Board Connection Circuit.

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

## Basic Test Setup and Connections



Figure 3. Typical connections for GFET3 Evaluation.

## EVB Configuration

1.Connect oscilloscope probes to D1/VIN, D2, S1/VO1, S2/VO2, ON1, ON2 etc.;
2.Turn on Power Supply 1 and set desired $\mathrm{V}_{\mathrm{DD}}$ from 2.5 V ...5.5 V range;
3.Turn on Power Supply 2, 3 and set desired $\mathrm{V}_{\mathrm{D}[1,2]}$ from $0.85 \mathrm{~V} \ldots \mathrm{~V}_{\mathrm{DD}}$ range;
4.Toggle the ON[1,2] signal High or Low to observe SLG59M1512V operation.

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

## SLG59M1512V Layout Suggestion



## Package Top Marking System Definition



ABC - 3 alphanumeric Part Serial Number where $A, B$, or $C$ can be $A-Z$ and $0-9$

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

Package Drawing and Dimensions
8 Lead STDFN Package $1.0 \times 1.6 \mathrm{~mm}$


Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.00 | D | 1.55 | 1.60 | 1.65 |  |
| A1 | 0.005 | - | 0.060 | E | 0.95 | 1.00 | 1.05 |  |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.35 | 0.40 | 0.45 |  |
| b | 0.13 | 0.18 | 0.23 | S | 0.2 REF |  |  |  |
| b1 | 0.17 | 0.19 | 0.20 | a | 0.04 | 0.05 | 0.06 |  |
| e | 0.40 BSC |  |  |  | S1 | 0.175 REF |  |  |

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

## Tape and Reel Specifications

| Package Type | \# of Pins | Nominal Package Size [mm] | Max Units |  | Reel \& Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape <br> Width <br> [mm] | Part Pitch [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| $\begin{array}{\|c} \hline \text { STDFN 8L } \\ 1 \times 1.6 \mathrm{~mm} \\ 0.4 \mathrm{P} \\ \text { Green } \end{array}$ | 8 | $1.0 \times 1.6 \times 0.55$ | 3,000 | 3,000 | 178 / 60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | Pocket BTM Length | Pocket BTM Width | Pocket <br> Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| STDFN 8L $1 \times 1.6 \mathrm{~mm}$ 0.4P Green | 1.12 | 1.72 | 0.7 | 4 | 4 | 1.55 | 1.75 | 3.5 | 8 |



## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $0.88 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

Ultra-small Dual $80 \mathrm{~m} \Omega, 1.0 \mathrm{~A}$
Integrated Power Switch with Discharge

## Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $9 / 13 / 2019$ | 1.06 | Added Layout Guidelines <br> Fixed typos |
| $9 / 27 / 2018$ | 1.05 | Updated POD |
| $9 / 17 / 2018$ | 1.04 | Updated style and formatting <br> Updated Charts <br> Added Power Dissipation |
| $12 / 4 / 2015$ | 1.03 | Updated Block Diagram |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Silego manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S MIC2012YM-TR MAX14919ATP+ MC33882PEP TPS2021IDRQ1 TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC2095-2YMT-TR MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94305YMT-TR MIC94081YFT-TR MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM

