## General Description

The SLG59M1527V is designed for load switching application. The part comes with two 4.5 A rated MOSFETs switched on by two ON control pins. Each MOSFETs turn on time is independently adjusted by an external capacitor.

## Features

- Two 4.5 A independent MOSFETs
- Two Integrated VGS Charge Pumps
- Two internal discharges per channel for gate and source
- Independent Ramp Control
- Protected by thermal shutdown with current limit
- Pb-Free / RoHS Compliant
- Halogen-Free
- STDFN-14L, $1 \times 3 \times 0.55 \mathrm{~mm}$

Pin Configuration


## 14-pin STDFN (Top View)

## Applications

- Ideal for switching ON and OFF SO +5.0 and 3.3 V power rails with associated support circuitry discharges.
- Ideal for switching ON and OFF power rails 5 V or less.
- Can use either channel up to 4.5 A with combined maximum current of 8.5 A
- Maximum load capacitance of $1000 \mu \mathrm{~F}$ for each Channel Source terminal.


## Block Diagram



Do not probe CAP1 (PIN 12) or CAP2 (PIN 10) with low impedance probe.

## Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1, 2 | D1 | MOSFET | Drain/Input terminal of Power MOSFET Channel 1. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at D1 should be rated at 10 V or higher. |
| 3 | ON1 | Input | A low-to-high transition on this pin closes the Channel 1 of power switch. ON1 is an assert-ed-HIGH, level-sensitive CMOS input with ON_V $\mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}}>0.85 \mathrm{~V}$. Connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. While there is an internal pull down circuit to ground ( $\sim 4 \mathrm{M} \Omega$ ), it is allowed this pin to be open-circuited. |
| 4 | VDD | VDD | VDD supplies the power for the operation of the power switch and internal control circuitry where its range is $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor. |
| 5 | ON2 | Input | A low-to-high transition on this pin closes the Channel 2 of power switch. ON2 is an assert-ed-HIGH, level-sensitive CMOS input with ON_V $\mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}}>0.85 \mathrm{~V}$. Connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. While there is an internal pull down circuit to ground ( $\sim 4 \mathrm{M} \Omega$ ), it is allowed this pin to be open-circuited. |
| 6, 7 | D2 | MOSFET | Drain/Input terminal of Power MOSFET Channel 2. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at D2 should be rated at 10 V or higher. |
| 8, 9 | S2 | MOSFET | Source/Output terminal of Power MOSFET Channel 2. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at S 2 should be rated at 10 V or higher. |
| 10 | CAP2 | Input | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP2 pin to GND, sets the $\mathrm{V}_{\mathrm{S} 2}$ slew rate and overall turn on time of the SLG59M1527V. For best performance, the range for $\mathrm{C}_{\text {SLEW }}$ values are $1 \mathrm{nF} \leq \mathrm{C}_{\text {SLEW }} \leq 22 \mathrm{nF}$. Capacitors used at the CAP2 pin should be rated at 10 V or higher. |
| 11 | GND | GND | Ground connection. Connect this pin to system analog or power ground plane. |
| 12 | CAP1 | Input | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP1 pin to GND, sets the $\mathrm{V}_{\mathrm{S} 1}$ slew rate and overall turn on time of the SLG59M1527V. For best performance, the range for $\mathrm{C}_{\text {SLEW }}$ values are $1 \mathrm{nF} \leq \mathrm{C}_{\text {SLEW }} \leq 22 \mathrm{nF}$. Capacitors used at the CAP1 pin should be rated at 10V or higher. |
| 13, 14 | S1 | MOSFET | Source/Output terminal of Power MOSFET Channel 1. Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at S 1 should be rated at 10 V or higher. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1527V | STDFN-14L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M1527VTR | STDFN-14L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage |  | -- | -- | 6 | V |
| $\mathrm{~T}_{\text {S }}$ | Storage Temperature | Human Body Model | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{ESD}_{\text {HBM }}$ | ESD Protection |  | 2000 | -- | -- | V |
| W $_{\text {DIS }}$ | Package Power Dissipation | -- | -- | 1.2 | W |  |
| IDS $_{\text {MAX }}$ | Max Continuous Switch Current |  |  |  | 4.5 | A |
| MOSFET IDS | Peak Current from Drain to Source | For no more than 10 continuous seconds <br> out of every 100 seconds | -- | -- | 6 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply Voltage |  | 2.5 | -- | 5.5 | V |
| $I_{\text {D }}$ | Power Supply Current | when OFF | -- | 0.1 | 1 | $\mu \mathrm{A}$ |
|  | Power Supply Current, both channels | when ON, no Load | -- | 50 | 75 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\mathrm{ON}[1,2]}$ | ON Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 14.5 | 18 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 17 | 22 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 18 | 23 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} ; \mathrm{l}_{\mathrm{DS}}=4.5 \mathrm{~A}$ | -- | 19.3 | 25.1 | $\mathrm{m} \Omega$ |
| MOSFET IDS | Current from D[1,2] to S[1,2] | Continuous | -- | -- | 4.5 | A |
| $\mathrm{V}_{\mathrm{D}[1,2]}$ | Power Switch input Voltage |  | 0.9 | -- | $V_{D D}$ | V |
| TON_Delay | ON Delay Time | 50\% ON to $\mathrm{V}_{\mathrm{S}[1,2]}$ Ramp Start | -- | 300 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | $50 \%$ ON to $90 \% \mathrm{~V}_{\text {S } 1,2]}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | ms |
|  |  | $\begin{aligned} & \text { Example: } C_{S L E W}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}[1,2]}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F} ; \\ & \mathrm{R}_{\mathrm{LOAD}}=20 \Omega \end{aligned}$ | -- | 2.0 | -- | ms |
|  |  | $10 \% \mathrm{~V}_{\mathrm{S}}$ to $90 \% \mathrm{~V}_{\mathrm{S}}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | V/ms |
| $\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ | $\mathrm{V}_{\mathrm{S}[1,2]}$ Slew Rate | $\begin{aligned} & \text { Example: } C_{S L E W}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}[1,2]}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F} ; \\ & \mathrm{R}_{\mathrm{LOAD}}=20 \Omega \end{aligned}$ | -- | 3.0 | -- | V/ms |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from S[1,2] to GND | -- | -- | 1000 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {dischrg }}$ | Output Discharge Resistance | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V ; <br> $\mathrm{V}_{\mathrm{S}[1,2]}=0.4 \mathrm{~V}$ Input bias | 100 | 150 | 300 | $\Omega$ |
| ON_V ${ }_{\text {IH }}$ | High Input Voltage on ON pin |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V IL | Low Input Voltage on ON pin |  | -0.3 | 0 | 0.3 | V |

## Dual 4.5 A Load Switch

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LIMIT }}$ | Active Current Limit, $\mathrm{I}_{\text {ACL }}$ | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}[1,2]}>250 \mathrm{mV}$ | -- | 6.0 | -- | A |
|  | Short Circuit Current Limit, ISCL | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}[1,2]}<250 \mathrm{mV}$ | -- | 0.5 | -- | A |
| THERM ${ }_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {TIME }}$ | Thermal shutoff time |  | -- | -- | 1 | ms |
| TOFF_Delay | OFF Delay Time | $50 \%$ ON to $V_{\mathrm{S}[1,2]}$ Fall Start; $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}[1,2]}=5 \mathrm{~V}$ | -- | -- | 15 | $\mu \mathrm{s}$ |

## Notes:

1. Refer to typical Timing Parameter vs. $\mathrm{C}_{\text {SLEW }}$ performance charts for additional information when available.
$\mathrm{T}_{\text {ON_Delay }}, \mathrm{V}_{\mathrm{S}(\mathrm{SR})}$, and $\mathrm{T}_{\text {Total_ON }}$ Timing Details


Dual 4.5 A Load Switch

Slew Rate vs. $\mathrm{C}_{\text {SLEW }}$

$\mathrm{T}_{\text {Total_ON }}$ vs. $\mathrm{C}_{\text {SLEW }}$

$\operatorname{RDS}_{\mathrm{ON}[1,2]}$ vs. $\mathrm{I}_{\mathrm{DS}} @ \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$


## SLG59M1527V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply $\mathrm{V}_{\mathrm{DD}}$ first, followed by $\mathrm{V}_{\mathrm{D}[1,2]}$ after $\mathrm{V}_{\mathrm{DD}}$ exceeds 1 V . Then allow $\mathrm{V}_{\mathrm{D}[1,2]}$ to reach $90 \%$ of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}[1,2]}$ need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A $10 \mu \mathrm{~F} \mathrm{C}_{\mathrm{LOAD}}$ will prevent glitches for rise times of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}[1,2]}$ less than 2 ms .

If the ON pin is toggled HIGH before $V_{D D}$ and $V_{D[1,2]}$ have reached their steady-state values, the IPS timing parameters may differ from datasheet specifications.

The slew rate of output $\mathrm{V}_{\mathrm{S}[1,2]}$ follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

## SLG59M1527V Current Limiting

The SLG59M1527V has two modes of current limiting, differentiated by the output (Source pin) voltage.

## 1. Standard Current Limiting Mode (with Thermal Protection)

When $\mathrm{V}_{\mathrm{S}[1,2]}>250 \mathrm{mV}$, the output current is initially limited to the Active Current Limit specification given in the Electrical Characteristics table. The current limiting circuit is very fast and responds within a few micro-seconds to sudden loads. When overload is sensed, the current limiting circuit increases the FET resistance to keep the current from exceeding the Active Current Limit.

However, if an overload condition persists, the die temperature rise due to the increased FET resistance while at maximum current can activate Thermal Protection. If the die temperature exceeds the THERM ${ }_{\mathrm{ON}}$ specification, the FET is shut completely OFF, allowing the die to cool. When the die cools to the THERM OFF temperature, the FET is allowed to turn back on. This process may repeat as long as the overload condition is present.

## 2. Short Circuit Current Limiting Mode (with Thermal Protection)

When $\mathrm{V}_{\mathrm{S}[1,2]}<250 \mathrm{mV}$ (which is the case with a hard short, such as a solder bridge on the power rail), the current is limited to approximately 500 mA . Thermal Protection is also present, but since the Short Circuit Current Limit is much lower than Standard Current Limit, activation may only occur at higher ambient temperatures.

For more information on Dialog GreenFET3 integrated power switch features, please visit our Documents search page at our website and see App Note "AN-1068 GreenFET3 Integrated Power Switch Basics".

## Power Dissipation

The junction temperature of the SLG59M1527V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS ${ }_{\mathrm{ON}}$-generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1527V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}_{\mathrm{TOTAL}}=\left(\mathrm{RDS}_{\mathrm{ON} 1} \times \mathrm{I}_{\mathrm{DS} 1}{ }^{2}\right)+\left(\mathrm{RDS}_{\mathrm{ON} 2} \times \mathrm{I}_{\mathrm{DS} 2}{ }^{2}\right)
$$

where:
$\mathrm{PD}_{\text {TOTAL }}=$ Total package power dissipation, in Watts (W)
$\operatorname{RDS}_{\mathrm{ON}[1,2]}=$ Channel 1 and Channel 2 Power MOSFET ON resistance, in Ohms ( $\Omega$ ), respectively $I_{D S[1,2]}=$ Channel 1 and Channel 2 Output current, in Amps (A), respectively and

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{PD}_{\mathrm{TOTAL}} \times \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}}
$$

## Power Dissipation (continued)

where:
$\mathrm{T}_{\mathrm{J}}=$ Die junction temperature, in Celsius degrees $\left({ }^{\circ} \mathrm{C}\right)$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) - highly dependent on pcb layout
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
In nominal operating mode, the SLG59M1527V's power dissipation can also be calculated by taking into account the voltage drop across each switch $\left(V_{D x}-V_{S_{x}}\right)$ and the magnitude of that channel's output current $\left(\mathrm{l}_{\mathrm{DSx}}\right)$ :

$$
\begin{gathered}
\mathrm{PD}_{\mathrm{TOTAL}}=\left[\left(\mathrm{V}_{\mathrm{D} 1}-\mathrm{V}_{\mathrm{S} 1}\right) \times \mathrm{I}_{\mathrm{DS} 1}\right]+\left[\left(\mathrm{V}_{\mathrm{D} 2}-\mathrm{V}_{\mathrm{S} 2}\right) \times \mathrm{I}_{\mathrm{DS} 2}\right] \text { or } \\
\mathrm{PD}_{\mathrm{TOTAL}}=\left[\left(\mathrm{V}_{\mathrm{D} 1}-\left(\mathrm{R}_{\mathrm{LOAD} 1} \times \mathrm{I}_{\mathrm{DS} 1}\right)\right) \times \mathrm{I}_{\mathrm{DS} 1}\right]+\left[\left(\mathrm{V}_{\mathrm{D} 2}-\left(\mathrm{R}_{\mathrm{LOAD} 2} \times \mathrm{I}_{\mathrm{DS} 2}\right)\right) \times \mathrm{I}_{\mathrm{DS} 2}\right]
\end{gathered}
$$

where:
$\mathrm{PD}_{\text {TOTAL }}=$ Total package power dissipation, in Watts (W)
$\mathrm{V}_{\mathrm{D}[1,2]}=$ Channel 1 and Channel 2 Input Voltage, in Volts ( V ), respectively
$\mathrm{R}_{\mathrm{LOAD}[1,2]}=$ Channel 1 and Channel 2 Output Load Resistance, in Ohms ( $\Omega$ ), respectively
$\mathrm{I}_{\mathrm{DS}[1,2]}=$ Channel 1 and Channel 2 output current, in Amps (A), respectively
$\mathrm{V}_{\mathrm{S}[1,2]}=$ Channel 1 and Channel 2 output voltage, or $\mathrm{R}_{\mathrm{LOAD}[1,2]} \times \mathrm{I}_{\mathrm{DS}[1,2]}$, respectively

## Layout Guidelines:

1. The VDD pin needs a $0.1 \mu \mathrm{~F}$ (or larger) external capacitor to smooth pulses from the power supply. Locate this capacitor as close as possible to the SLG59M1527V's pin 4.
2. Since the D1, D2, S1 and S2 pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils ( 0.381 mm ) per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathbb{I}}$ and output C LOAD low-ESR capacitors as close as possible to the SLG59M1527V's D1, D2, S1 and S2 pins;
4. The GND pin should be connected to system analog or power ground plane.
5. 2 oz . copper is recommended for high current operation.

## SLG59M1527V Evaluation Board:

A GFET3 Evaluation Board for SLG59M1527V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for $\mathrm{RDS}_{\mathrm{ON}}$ evaluation.

Please solder your SLG59M1527V here


Figure 1. SLG59M1527V Evaluation Board

Dual 4.5 A Load Switch


Figure 2. SLG59M1527V Evaluation Board Connection Circuit

## Basic Test Setup and Connections



Figure 3. SLG59M1527V Evaluation Board Connection Circuit

## EVB Configuration

1. Connect oscilloscope probes to D1/VIN, D2, S1/VO1, S2/VO2, ON1, ON2 etc.;
2. Turn on Power Supply 1 and set desired $\mathrm{V}_{\mathrm{DD}}$ from 2.5 V ...5.5 V range;
3. Turn on Power Supply 2, 3 and set desired $\mathrm{V}_{\mathrm{D}[1,2]}$ from $0.9 \mathrm{~V} \ldots \mathrm{~V}_{\mathrm{DD}}$ range;
4. Toggle the ON[1,2] signal High or Low to observe SLG59M1527V operation.

Dual 4.5 A Load Switch

Package Top Marking System Definition


Part Number: SLG59M1527V
Production Part Code: KU

Package Drawing and Dimensions
14 Lead STDFN Package $1 \mathrm{~mm} \times 3 \mathrm{~mm}$ (Fused Lead)


Top View


BTM View


## SIDE View

Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.60 | D | 2.95 | 3.00 | 3.05 |
| A1 | 0.005 | - | 0.050 | E | 0.95 | 1.00 | 1.05 |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.35 | 0.40 | 0.45 |
| b | 0.13 | 0.18 | 0.23 | L1 | 0.20 | 0.25 | 0.30 |
| e | 0.40 BSC |  |  |  | L2 | 0.06 | 0.11 |

Tape and Reel Specifications

| Package Type | \# of Pins | Nominal Package Size | Units per Reel |  | Reel \& Hub Size (mm) | Trailer A |  | Leader B |  | Pocket Tape (mm) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Pockets | Length (mm) | Pockets | Length (mm) | Width | Pitch |
| $\begin{gathered} \hline \text { STDFN } \\ 14 \mathrm{~L} \end{gathered}$ | 14 | $1 \times 3 \times 0.55 \mathrm{~mm}$ | 3000 | 3000 | 178/60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | $\begin{aligned} & \text { PocketBTM } \\ & \text { Length } \\ & {[\mathrm{mm}]} \end{aligned}$ | $\begin{array}{\|l} \text { PocketBTM } \\ \text { Width } \\ {[\mathrm{mm}]} \end{array}$ | Pocket Depth [mm] | Index Hole Pitch [mm] | Pocket Pitch [mm] | Index Hole Diameter [mm] | Index Hole to Tape Edge [mm] | Index Hole to Pocket Center [mm] | Tape Width [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| STDFN 14L | 1.15 | 3.15 | 0.7 | 4 | 4 | 1.5 | 1.75 | 3.5 | 8 |



## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $1.65 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

Dual 4.5 A Load Switch

Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $12 / 10 / 18$ | 1.05 | Updated style and formatting <br> Updated Charts <br> Added Layout Guidelines |
| $3 / 17 / 16$ | 1.04 | Added RDSon @ 4.5 A <br> Added Application Notes <br> Added RDSon vs IDS chart |
| $12 / 15 / 15$ | 1.03 | Added Marking Information |
| $4 / 20 / 14$ | 1.02 | Updated Block Diagram to separate CAP and OUT lines from Charge Pump |
| $10 / 8 / 14$ | 1.01 | Updated VD Min from 1.0 V to 0.9 V |
| $4 / 21 / 14$ | 1.0 | Production Release |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Silego manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S MIC2012YM-TR MAX14919ATP+ MC33882PEP TPS2021IDRQ1 TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC2095-2YMT-TR MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94305YMT-TR MIC94081YFT-TR MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM

