An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## General Description

The SLG59M1545V is a $17 \mathrm{~m} \Omega 2.5$ A single-channel load switch that is able to switch 0.85 V to 5.5 V power rails. The product is packaged in an ultra-small $1.0 \times 1.6 \mathrm{~mm}$ package.
Features

- $1.0 \times 1.6 \times 0.55 \mathrm{~mm}$ STDFN package ( 2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- User selectable ramp rate with external capacitor
- $17 \mathrm{~m} \Omega \mathrm{RDS}_{\mathrm{ON}}$ while supporting 2.5 A
- Two Over Current Protection Modes
- Short Circuit Current Limit
- Active Current Limit
- Over Temperature Protection
- Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Operating Voltage: 2.5 V to 5.5 V

Pin Configuration


8-pin STDFN
(Top View)

## Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching


## Block Diagram



An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | VDD | PWR | VDD supplies the power for the operation of the power switch and internal control circuitry. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor. |
| 2 | ON | Input | A low-to-high transition on this pin initiates the operation of the SLG59M1545V's state machine. ON is a CMOS input with $\mathrm{ON}, \mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}}>0.85 \mathrm{~V}$ thresholds. While there is an internal pull-down circuit to GND ( $\sim 4 \mathrm{M} \Omega$ ), connect this pin directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller. |
| 3, 4 | D | MOSFET | Drain terminal connection of the n-channel MOSFET (2 pins fused for D). Connect at least a low-ESR $0.1 \mu \mathrm{~F}$ capacitor from this pin to ground. Capacitors used at D should be rated at 10 V or higher. |
| 5,6 | S | MOSFET | Source terminal connection of the n-channel MOSFET (2 pins fused for S). Connect a low-ESR capacitor from this pin to ground and consult the Electrical Characteristics table for recommended $C_{\text {LOAD }}$ range. Capacitors used at S should be rated at 10 V or higher. |
| 7 | CAP | Input | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the $\mathrm{V}_{\mathrm{S}}$ slew rate and overall turn-on time of the SLG59M1545V. For best performance $\mathrm{C}_{\text {SLEW }}$ value should be $\geq 1.5 \mathrm{nF}$ and voltage level should be rated at 10 V or higher. |
| 8 | GND | GND | Ground connection. Connect this pin to system analog or power ground plane. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1545V | STDFN 8L | Commercial, $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| SLG59M1545VTR | STDFN 8L (Tape and Reel) | Commercial, $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply |  | -0.3 | -- | 7 | V |
| $\mathrm{V}_{\mathrm{D}}$ to GND | Power Switch Input Voltage to GND |  | -0.3 | -- | $V_{D D}$ | V |
| $\mathrm{V}_{\mathrm{S}}$ to GND | Power Switch Output Voltage to GND |  | -0.3 | -- | $V_{D}$ | V |
| ON and CAP to GND | ON and CAP Pin Voltages to GND |  | -0.3 | -- | $V_{\text {DD }}$ | V |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| $E S D_{\text {HBM }}$ | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| ESD ${ }_{\text {CDM }}$ | ESD Protection | Charged Device Model | 500 | -- | -- | V |
| $\theta_{\text {JA }}$ | Thermal Resistance | $1 \times 1.6 \mathrm{~mm}, 8 \mathrm{~L}$ STDFN; Determined using $1 \mathrm{in}^{2}, 1 \mathrm{oz}$. copper pads under each $D$ and S terminals and FR4 pcb material | -- | 72 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MOSFET IDS ${ }_{\text {PK }}$ | Peak Current from Drain to Source | For no more than 1 ms with $1 \%$ duty cycle | -- | -- | 3.5 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage | $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 2.5 | -- | 5.5 | V |
| $I_{\text {DD }}$ | Power Supply Current (PIN 1) | when OFF | -- | -- | 1 | $\mu \mathrm{A}$ |
|  |  | when ON, No load | -- | 75 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\text {ON }}$ | ON Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 17 | 19 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}$ | -- | 18.5 | 20 | $\mathrm{m} \Omega$ |
| MOSFET IDS | Current from D to S | Continuous | -- | -- | 2.5 | A |
| $V_{D}$ | Drain Voltage |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| TON_Delay | ON Delay Time | $50 \%$ ON to $V_{S}$ Ramp Start; $C_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=20 \Omega$ | -- | 300 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | $50 \%$ ON to $90 \% \mathrm{~V}_{\text {S }}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | ms |
|  |  | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{LOAD}}=20 \Omega \end{aligned}$ | -- | 1.50 | -- | ms |
|  |  | $10 \% \mathrm{~V}_{\text {S }}$ to $90 \% \mathrm{~V}_{\mathrm{S}}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | V/ms |
| $\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ | Slew Rate | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{LOAD}}=20 \Omega \end{aligned}$ | -- | 3.4 | -- | V/ms |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from S to GND | -- | -- | 500 | $\mu \mathrm{F}$ |
| ON_V ${ }_{\text {IH }}$ | High Input Voltage on ON pin |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V ${ }_{\text {IL }}$ | Low Input Voltage on ON pin |  | -0.3 | 0 | 0.3 | V |

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LIMIT }}$ | Active Current Limit, $\mathrm{I}_{\text {ACL }}$ | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}}>250 \mathrm{mV}$ | -- | 3.7 | -- | A |
|  | Short Circuit Current Limit, ISCL | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}}<250 \mathrm{mV}$ | -- | 0.9 | -- | A |
| THERM ${ }_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {TIME }}$ | Thermal shutoff time |  | -- | -- | 1 | ms |
| TOFF_Delay | OFF Delay Time | $\begin{aligned} & 50 \% \text { ON to } \mathrm{V}_{\mathrm{S}} \text { Fall Start; } \\ & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V} ; \mathrm{R}_{\text {LOAD }}=20 \Omega, \\ & \text { no } \mathrm{C}_{\text {LOAD }} \end{aligned}$ | -- | 8 | -- | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {FALL }}$ | $V_{\text {S }}$ Fall Time | $\begin{aligned} & 90 \% V_{S} \text { to } 10 \% V_{S}, V_{D D}=V_{D}=5 \mathrm{~V} \\ & R_{\text {LOAD }}=20 \Omega \text {, no } C_{\text {LOAD }} \end{aligned}$ | -- | 3.8 | -- | $\mu \mathrm{s}$ |

## Notes:

1. Refer to typical timing parameter vs. $C_{\text {SLEW }}$ performance charts for additional information when available.
$\mathrm{T}_{\text {ON_Delay }}, \mathrm{V}_{\mathrm{S}(\mathrm{SR})}$, and $\mathrm{T}_{\text {Total_ON }}$ Timing Details


An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

Typical Performance Characteristics
$\mathrm{T}_{\text {Total_ON }}$ vs $\mathrm{C}_{\text {SLEW }}, \mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\mathrm{DD}}$, and Temperature

$\mathrm{V}_{\mathrm{S}}$ Slew Rate vs. $\mathrm{C}_{\mathrm{SLEW}}, \mathrm{V}_{\mathrm{DD}}$, and Temperature


An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## SLG59M1545V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply $\mathrm{V}_{\mathrm{DD}}$ first, followed by $\mathrm{V}_{\mathrm{D}}$ after $\mathrm{V}_{\mathrm{DD}}$ exceeds 1.9 V . Then allow $\mathrm{V}_{\mathrm{D}}$ to reach $90 \%$ of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}}$ need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A $10 \mu \mathrm{~F}$
$\mathrm{C}_{\text {LOAD }}$ will prevent glitches for rise times of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}}$ less than 2 ms .
If the ON pin is toggled HIGH before $V_{D D}$ and $V_{D}$ have reached their steady-state values, the IPS timing parameters may differ from datasheet specifications.

The slew rate of output $\mathrm{V}_{\mathrm{S}}$ follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

## SLG59M1545V Current Limiting Operation

The SLG59M1545V has two types of current limiting triggered by the output S pin voltage.

## 1. Standard Current Limiting Mode (with Thermal Shutdown Protection)

When the $\mathrm{V}_{\mathrm{S}}$ voltage $>250 \mathrm{mV}$, the output current is initially limited to the Active Current Limit $\left(\mathrm{I}_{\mathrm{ACL}}\right)$ specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch's $\mathrm{I}_{\mathrm{ACL}}$ threshold.

However, if a load-current overload condition persists where the die temperature rises because of the increased FET resistance, the power switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERM ${ }_{\text {ON }}$ specification, the FET is shut OFF completely, thereby allowing the die to cool. When the die cools to the listed THERM ${ }_{\text {OFF }}$ temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

## 2. Short Circuit Current Limiting Mode (with Thermal Shutdown Protection)

When the $\mathrm{V}_{\mathrm{S}}$ voltage $<250 \mathrm{mV}$ (which is the case with a hard short, such as a solder bridge on the power rail), the power switch's internal Short-circuit Current Limit (SCL) monitor limits the FET current to approximately 900 mA (the $I_{S C L}$ threshold). While the internal Thermal Shutdown Protection circuit remains enabled and since the $I_{S C L}$ threshold is much lower than the $I_{A C L}$ threshold, thermal shutdown protection may become activated only at higher ambient temperatures.

## Power Dissipation

The junction temperature of the SLG59M1545V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M1545V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}=\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{DS}}{ }^{2}
$$

where:
PD = Power dissipation, in Watts (W)
RDS $_{\text {ON }}=$ Power MOSFET ON resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{DS}}=$ Output current, in Amps (A)
and

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{PD} \times \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}}
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
During active current-limit operation, the SLG59M1545V's power dissipation can be calculated by taking into account the voltage drop across the power switch $\left(\mathrm{V}_{\mathrm{D}}-\mathrm{V}_{\mathrm{S}}\right)$ and the magnitude of the output current in active current-limit operation $\left(\mathrm{I}_{\mathrm{ACL}}\right)$ :

$$
\begin{gathered}
P D=\left(V_{D}-V_{S}\right) \times I_{A C L} \text { or } \\
P D=\left(V_{D}-\left(R_{L O A D} \times I_{A C L}\right)\right) \times I_{A C L}
\end{gathered}
$$

where:
PD = Power dissipation, in Watts (W)
$\mathrm{V}_{\mathrm{D}}=$ Input Voltage, in Volts (V)
$R_{\text {LOAD }}=$ Load Resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{ACL}}=$ Output limited current, in Amps (A)
$V_{S}=R_{\text {LOAD }} \times I_{\text {ACL }}$
For more information on Dialog GreenFET3 integrated power switch features, please visit our Documents search page at our website and see App Note "AN-1068 GreenFET3 Integrated Power Switch Basics".

An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## Layout Guidelines:

1.The VDD pin needs a $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ external capacitors to smooth pulses from the power supply. Locate these capacitors as close as possible to the SLG59M1545V's PIN1.
2. Since the $D$ and $S$ pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils ( 0.381 mm ) per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathbb{I N}}$ and output CLOAD low-ESR capacitors as close as possible to the SLG59M1545V's D and S pins;
4. The GND pin should be connected to system analog or power ground plane.
5. 2 oz . copper is recommended for high current operation.

## SLG59M1545V Evaluation Board:

A GFET3 Evaluation Board for SLG59M1545V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for $\mathrm{RDS}_{\mathrm{ON}}$ evaluation.

Please solder your SLG59M1545V here


Figure 1. SLG59M1545V Evaluation Board.


Figure 2. SLG59M1545V Evaluation Board Connection Circuit.

An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## Basic Test Setup and Connections



Figure 3. Typical connections for GFET3 Evaluation.

## EVB Configuration

1. Connect oscilloscope probes to $\mathrm{D} / \mathrm{VIN}, \mathrm{S} / \mathrm{VOUT}, \mathrm{ON}$, etc.;
2.Turn on Power Supply 1 and set desired $\mathrm{V}_{\mathrm{DD}}$ from 2.5 V ...5.5 V range;
3.Turn on Power Supply 2 and set desired $\mathrm{V}_{\mathrm{D}}$ from $0.85 \mathrm{~V} \ldots 5.5 \mathrm{~V}$ range;
2. Toggle the ON signal High or Low to observe SLG59M1545V operation.

An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## Package Top Marking System Definition



ABC - 3 alphanumeric Part Serial Number where $A, B$, or $C$ can be $A-Z$ and $0-9$

Package Drawing and Dimensions


Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.60 | D | 1.55 | 1.60 | 1.65 |
| A1 | 0.005 | - | 0.060 | E | 0.95 | 1.00 | 1.05 |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.35 | 0.40 | 0.45 |
| b | 0.13 | 0.18 | 0.23 | L1 | 0.10 | 0.15 | 0.20 |
| e | 0.40 BSC |  |  | S | 0.2 REF |  |  |

## Tape and Reel Specifications

| Package Type | \# of Pins | Nominal Package Size [mm] | Max Units |  |  <br> Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| STDFN 8L $1 \times 1.6 \mathrm{~mm}$ 0.4 PFC Green | 8 | $1.0 \times 1.6 \times 0.55$ | 3,000 | 3,000 | 178 / 60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | Pocket BTM Length | Pocket BTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| STDFN 8L $1 \times 1.6 \mathrm{~mm}$ 0.4P FC Green | 1.12 | 1.72 | 0.7 | 4 | 4 | 1.55 | 1.75 | 3.5 | 8 |



## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $0.88 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

An Ultra-small, $17 \mathrm{~m} \Omega$, 2.5 A Load Switch

## Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $11 / 7 / 2019$ | 1.02 | Updated Style and Formatting <br> Updated Abs. Max Table <br> Added Layout Guidelines <br> Fixed typos |
| $9 / 1 / 2016$ | 1.01 | Updated Power Up/Down Sequencing Considerations <br> Updated Current Limiting Description <br> Updated text and parameter names for clarity |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Silego manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S MAX14919ATP+ MC33882PEP TPS2021IDRQ1 TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1-GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM TPS22810DRVR DIO1280WL12 MIC2043-2YTS MIC2041-2YMM

