## General Description

The SLG59M610V is a $22 \mathrm{~m} \Omega 4 \mathrm{~A}$ single-channel load switch that is able to switch 1 to 5 V power rails. The product is packaged in an ultra-small $1.5 \times 2.0 \mathrm{~mm}$ package.

## Features

- $1.5 \times 2.0 \mathrm{~mm}$ FC-TDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- User selectable ramp rate with external capacitor
- $22 \mathrm{~m} \Omega \mathrm{RDS}_{\text {ON }}$ while supporting 4 A
- Two Over Current Protection Modes
- Short Circuit Current Limit
- Active Current Limit
- Over Temperature Protection
- Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Operating Voltage: 2.5 V to 5.5 V


## Pin Configuration



8-pin FC-TDFN
(Top View)

## Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching


## Block Diagram



Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | VDD | PWR | VDD power for load switch control (2.5 V to 5.5 V) |
| 2 | ON | Input | Turns MOSFET ON (4 M $\Omega$ pull down resistor) <br> CMOS input with VIL < $0.3 \mathrm{~V}, \mathrm{VIH}>0.85 \mathrm{~V}$ |
| 3 | VIN | MOSFET | Drain of Power MOSFET (fused with pin 4) |
| 4 | VIN | MOSFET | Drain of Power MOSFET (fused with pin 3) |
| 5 | VOUT | MOSFET | Source of Power MOSFET (fused with pin 6) |
| 6 | VOUT | MOSFET | Source of Power MOSFET (fused with pin 5) |
| 7 | CAP | Input | Capacitor for controlling power rail ramp rate |
| 8 | GND | GND | Ground |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M610V | FC-TDFN 8L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M610VTR | FC-TDFN 8L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

SILEGO
Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply |  | - | -- | 7 | V |
| $T_{S}$ | Storage Temperature | Human Body Model | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD $_{\text {HBM }}$ | ESD Protection | 2000 | -- | -- | V |  |
| $\mathrm{W}_{\text {DIS }}$ | Package Power Dissipation |  | - | -- | 1 | W |
| MOSFET IDS | Peak Current from Drain to Source | For no more than 1 ms with 1\% duty cycle | -- | -- | 6 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply Voltage | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 2.5 | -- | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current (PIN 1) | when OFF | -- | -- | 1 | $\mu \mathrm{A}$ |
|  |  | when ON, No load | -- | 70 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\text {ON }}$ | Static Drain to Source ON Resistance | $\mathrm{T}_{\mathrm{A}} 25^{\circ} \mathrm{C}$ @ 100 mA | -- | 22 | 28 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}} 70^{\circ} \mathrm{C}$ @ 100 mA | -- | 25 | 30 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ @ 100 mA | -- | 27 | 31 | $\mathrm{m} \Omega$ |
| IDS | Operating Current | $\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}$ to 5.5 V | -- | -- | 4 | A |
| $\mathrm{V}_{\text {IN }}$ | Drain Voltage |  | 1.0 | -- | $\mathrm{V}_{\text {DD }}$ | V |
| ToN_Delay | ON pin Delay Time | 50\% ON to Ramp Begin | 0 | 300 | 500 | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | 50\% ON to 90\% V ${ }_{\text {Out }}$ | Configurable ${ }^{1}$ |  |  | ms |
|  |  | Example: CAP (PIN 7) $=4 \mathrm{nF}, \mathrm{V}_{\mathrm{DD}}$ $=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Source_Cap $=10 \mu \mathrm{~F}$, IDS $=100 \mathrm{~mA}$ | -- | 1.96 | -- | ms |
|  |  | $10 \% \mathrm{~V}_{\mathrm{S}}$ to $90 \% \mathrm{~V}_{\mathrm{S}}$ | Configurable ${ }^{1}$ |  |  | V/ms |
| TSLEWRATE | Slew Rate | Example: CAP (PIN 7) $=4 \mathrm{nF}, \mathrm{V}_{\mathrm{DD}}$ $=\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, Source_Cap $=10 \mu \mathrm{~F}$, IDS $=100 \mathrm{~mA}$ | -- | 3.0 | -- | V/ms |
| $I_{\text {ReVERSE }}$ | Reverse Blocking Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=5.0, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \\ & \mathrm{ON}=0 \mathrm{~V} \end{aligned}$ | -- | 0.5 | 2 | $\mu \mathrm{A}$ |
| CAP ${ }_{\text {SOURCE }}$ | Source Cap | Source to GND | -- | -- | 500 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {DIS }}$ | Discharge Resistance |  | 100 | 150 | 300 | $\Omega$ |
| ON_V ${ }_{\text {IH }}$ | High Input Voltage on ON pin |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V $\mathrm{V}_{\text {IL }}$ | Low Input Voltage on ON pin |  | -0.3 | 0 | 0.3 | V |
| $\mathrm{I}_{\text {LIMIT }}$ | Active Current Limit | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}}>250 \mathrm{mV}$ | -- | 6.0 | -- | A |
|  | Short Circuit Current Limit | MOSFET will automatically limit current when $\mathrm{V}_{\mathrm{S}}<250 \mathrm{mV}$ | -- | 0.5 | -- | A |
| THERM $_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM $_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {TIME }}$ | Thermal shutoff time |  | -- | -- | 1 | ms |
| TOFF_Delay | OFF Delay Time | $50 \%$ ON to $\mathrm{V}_{\text {OUT }}$ Fall, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5$ V | -- | 7.5 | 15 | $\mu \mathrm{S}$ |
| Notes: <br> 1. Refer to table for configuration details. |  |  |  |  |  |  |

## SLG59M610V Turn ON

The normal power on sequence is first VDD, with VD only being applied after VDD is > 1 V , and then ON after VD is at least $90 \%$ of final value. The normal power off sequence is the power on sequence in reverse.

If VDD and VD are turned on at the same time then it is possible that a voltage glitch will appear on VS before VDD achieves 1V which is the VT of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of VDD \& VD. The glitch can be eliminated with at least $10 \mu \mathrm{~F}$ of capacitance on VS.

The VS ramp follows a linear path, not an RC limitation provided the ramp is slow enough to not be current limited by load capacitance.

## SLG59M610V Current Limiting

The SLG59M610V has two modes of current limiting, differentiated by the output (Source pin) voltage.

## 1. Standard Current Limiting Mode (with Thermal Protection)

When $\mathrm{V}(\mathrm{S})>250 \mathrm{mV}$, the output current is initially limited to the Active Current Limit specification given in the Electrical Characteristics table. The current limiting circuit is very fast and responds within a few micro-seconds to sudden loads. When overload is sensed, the current limiting circuit increases the FET resistance to keep the current from exceedng the Active Current Limit.

However, if an overload condition persists, the die temperature rise due to the increased FET resistance while at maximum current can activate Thermal Protection. If the die temperature exceeds the THERM ON specification, the FET is shut completely OFF, allowing the die to cool. When the die cools to the THERM OFF temperature, the FET is allowed to turn back on. This process may repeat as long as the overload condition is present.

## 2. Short Circuit Current Limiting Mode (with Thermal Protection)

When $\mathrm{V}(\mathrm{S})<250 \mathrm{mV}$ (which is the case with a hard short, such as a solder bridge on the power rail), the current is limited to approximately 500 mA . Thermal Protection is also present, but since the Short Circuit Current Limit is much lower than Standard Current Limit, activation may only occur at higher ambient temperatures.

## Reverse Current Blocking Protection Operation

In the SLG59M610V, reverse current blocking is active only when ON = Low. Thus if ON = High, current may flow in both directions even if external VOUT > VIN is suddenly applied. Once ON = Low, the SLG59M610V will block reverse current from VOUT to VIN.

For more information about Reverse Current Blocking operation and other Silego GreenFET features please visit our Application Notes page at our website and see App Note "AN-1068 GreenFET3 Integrated Power Switch Basics".

## SILEGO

## SLG59M610V

$T_{\text {Total_on }}$ vs. CAP @ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$

$$
\begin{gathered}
\text { SLG59M610V T Total }{ }_{\text {ON: }} \text { : ON ( } 50 \% \text { ) - } \mathrm{V}_{\mathrm{OUT}}(90 \%) \\
\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C} . \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \text { IDS }=100 \mathrm{~mA}
\end{gathered}
$$


$T_{\text {Total_ON }}$ vs. CAP @ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$

$$
\begin{gathered}
\text { SLG59M610V T Total }{ }_{\mathrm{ON}}: \text { ON (50\%) - } \mathrm{V}_{\text {OUT }}(90 \%) \\
\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \mathrm{IDS}=100 \mathrm{~mA}
\end{gathered}
$$




## SLG59M610V

$T_{\text {SLEW }}$ Vs. CAP @ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$

$$
\begin{gathered}
\text { SLG59M610V } \mathrm{T}_{\text {SLEw }}: V_{\text {OUT }}(10 \%)-\mathrm{VOUT}(90 \%) \\
V_{D D}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \cdot \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \text { IDS }=100 \mathrm{~mA}
\end{gathered}
$$


$T_{\text {SLEW }}$ vs. CAP @ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$

$$
\begin{aligned}
& \text { SLG59M610V TSLEw: } V_{\text {OUT }}(10 \%)-V_{\text {OUT }}(90 \%) \\
& V_{D D}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {. } \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \mathrm{IDS}=100 \mathrm{~mA}
\end{aligned}
$$


$\mathrm{T}_{\text {Total_ON }}, \mathrm{T}_{\text {ON_Delay }}$ and Slew Rate Measurement


## SLG59M610V

Package Top Marking System Definition


## Package Drawing and Dimensions

8 Lead TDFN Package $1.5 \times 2.0 \mathrm{~mm}$ (Fused Lead) JEDEC MO-252, Variation W2015D


Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.70 | 0.75 | 0.80 | L | 0.35 | 0.40 | 0.45 |
| A1 | 0.005 | - | 0.060 | L1 | 0.515 | 0.565 | 0.615 |
| A2 | 0.15 | 0.20 | 0.25 | L2 | 0.135 | 0.185 | 0.235 |
| b | 0.15 | 0.20 | 0.25 | e | 0.50 BSC |  |  |
| D | 1.95 | 2.00 | 2.05 | S | 0.37 REF |  |  |
| E | 1.45 | 1.50 | 1.55 |  |  |  |  |

SILEGO

## SLG59M610V

Tape and Reel Specifications

| Package Type | \# of Pins | $\qquad$ | Max Units |  | Reel \& Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| TDFN 8L FC Green | 8 | $1.5 \times 2.0 \times 0.75$ | 3000 | 3000 | 178 / 60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | PocketBTM Length | PocketBTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| TDFN 8L FC Green | 1.68 | 2.18 | 0.9 | 4 | 4 | 1.5 | 1.75 | 3.5 | 8 |



Refer to EIA-481 specification

## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $2.25 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

## SLG59M610V

## Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $4 / 28 / 2016$ | 1.03 | Added Reverse Current Blocking Description and clarified Current Limit Modes description |
| $3 / 9 / 2016$ | 1.02 | Updated Ireverse |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Silego manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G NCV330MUTBG DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S NCP45780IMN24RTWG MAX14919ATP+ MC33882PEP TPS2021IDRQ1 TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC2095-2YMT-TR MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G FPF2701MX TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1-GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM

