

Application Note: SY5020A

High Frequency QR Flyback Controller With Valley Lockout

Advanced Design Specification

General Description

SY5020A is a high frequency QR Flyback controller targeting at PD adaptors and fast charges. It is suitable for wide output voltage range application, with maximum 240W output power. Maximum switching frequency can be up to 500kHz, so size of transformer and capacitors can be reduced.

In normal QR Flyback solutions, valley number always jumps between 1-2 or 3-5, which will increase Vo ripple and bring audio niose. SY5020A can lock valley with proprietary circuit and valley number can be 1 to 6th. System state is more stable than normal QR solutions.

SY5020A works under peak current mode. It adopts QR mode and MOSFET can be turned on at valley to reduce switching loss, especially under high input voltage. If load decreases more, SY5020A will enter DCM to reduce switching frequency for higher efficiency. If load is very light, SY5020A will enter burst mode to reduce power loss.


SY5020A also provides comprehensive and reliable functions including HV startup, X-cap discharge, brown in/out protection, output OVP and UVP, OLP, VCC OVP, internal and external OTP, etc.

SY5239 is recommended to be used as secondary side SR controller in conjunction with SY5020A. Then ZVS operation can be achieved for higher efficiency.

SY5020A is available with SSOP9.

There are two differences between \$Y5020A and \$Y5020. The first is Vref_ocp, which is the threshold of output OCP. The second is Ring number and valley lockout threshold. \$Y5020 is designed for applications with PFC before Flyback or applications of lower power at low AC line. \$Y5020A is designed for applications of full power at low AC line.

Ordering Information



Ordering Number	Package Type	Note
SY5020AFVP	SSOP9	

Features

- DCM+QR Combined Operating Mode
- Adaptive OCP (LPS, Limited Power Source)
- Programmable Gate Driver Current
- Patent Drive Technology for Higher Efficiency
- Switching Frequency Range: 25kHz~500kHz
- Valley Lockout from 1 to 6th
- Low Frequency Burst (1kHz)
- Frequency Modulation to Reduce EMI Noise
- Internal Soft Start
- Integrated 700V HV Start up
- Brown In/Out Protection
- X-cap Discharge Protection
- Programmable Output OVP&UVP
- Current Sense Resistor Short Protection
- Internal & External OTP
- Compact Package: SSOP9

Applications

- · AC-DC Adaptors
- PD Adaptors
- Quick Chargers



Typical Applications





Figure 1. Typical Application Circuit

Pinout (top view)



Top Mark: FNW xyz (Device code: FNW; x=year code, y=week code, z= lot number code)

		7
	Se Se	2
2		

Pin Name	Pin Description
FAULT	External OTP and OVP pin.
FMAX	Maximum switching frequency limitation.
COMP	Compensation voltage and connected to an opto-coupler.
ZCS	Output voltage, input voltage and QR valley detection.
CS	MOSFET current sensing pin.
GND	Ground pin.
DRV	Programmable gate drive pin.
VCC	Power supply pin.
HV	HV startup, Brown in/out, X-cap discharge pin.



Absolute Maximum Ratings (Note 1) ZCS -------1V^(Note1) to 7V Power Dissipation @ TA = 25°C SSOP9 ------ 0.79W Package Thermal Resistance (Note 2) O_{JA} SSOP9 -----O_{JC} SSOP9 -----Junction Temperature Range ------ 40°C to 150°C Lead Temperature (Soldering, 10 sec.) -----Storage Temperature Range ------60°C to 150°C Note1, Dynamic ZCS negative voltage in 50us Duration ------Note1, Dynamic ZCS negative current in 50us Duration -----**Recommended Operating Conditions** HV -----DRV -----Junction Temperature Range -----Case Temperature Range -----**Block Diagram** Brown in/out ⊐HV FMAX 🗖 Fmax X Cap AC high FAULT[Vcc_ovp Vcc_shunt Vout protection LPS compensation lout Detection □vcc Valley counter DCM / QR Protections Burst control Turn on Control DRV Turn off LEB □cs COMP [Vcspk

Fig.2 Block Diagram



Electrical Characteristics

(Vcc = 13V (Note 3), Ta = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
HV Pin Section						
HV Current to Charge VCC	I _{HV_CHARGE1}	$V_{HV} = 100 V_{DC},$ $V_{CC} = 0 V$	0.15	0.3	0.55	mA
Try Current to Charge vec	THV_CHARGEI	$V_{HV} = 100 V_{DC},$ $V_{CC} = 3 V$	2.6	4.0	5.4	mA
Current to Discharge X Cap	I _{HV_XCAP}			2.0		mA
High or Low Voltage Detection	HV _{th_AChigh}		200	218	236	V
AC Low Debounce Time	T _{AClow_DBC}			20	Y	ms
Debounce Time to Detect AC Unplug	T _{UNPLUG_DBC}			100		ms
BO Threshold	HV _{th_BO}		89	95	103	V
BI Threshold	HV _{th_BI}		ξO	105		V
BO Debounce Time	T_{BO_DBC}	^	y	100		ms
BI Debounce Time	T_{BI_DBC}	0		200		μs
VCC Pin Section						
VCC Turn-on Threshold	V _{CC_ON}	V _{CC} rising	18	20	22	V
VCC Turn-off Threshold	V _{CC_OFF}	V _{CC} falling	7.5	8.0	8.5	V
VCC Short Threshold	V _{CCSHORT_TH}	~	0.5	0.7	0.8	V
Vcc Regulation Threshold	V _{cc_reg}	Y	10	11	12	V
Vcc Regulation Hysteresis	V _{cc_reghys}	•		1.0		V
Protection Timer after Error Trigger	T _{ERROR}			1.0		S
VCC OVP Threshold	V _{CC_OVP}	V _{VCC} rising	26.4	28.0	29.6	V
VCC OVP Debounce Cycles	N _{VCCOVP_DBC}			4		
VCC Shunt Threshold	VCC_SHUNT		25	27	29	V
VCC Shunt Current Capability	Ivcc_shunt	Vcc>V _{CC_SHUNT}		10		mA
Normal Operation Current Consumption	I _{CC_OPERATING}	C _L =open, Fsw=50kHz		1.2		mA
Standby Current Consumption	I _{CC_STANDBY}	V _{COMP} <v<sub>TH_SLEEP_I</v<sub>	280	400	520	μΑ
CS pin Section	T		T		T	
Maximum Peak Current Limit Threshold if Secondary Side Short	V _{CS_MAX}		685	720	755	mV
Leading Edge Blanking for Vcs_max	T _{CS_LEB1}			150		ns
Delay Time from Vcs max to PWM Off	T _{CSMAX_DELAY}			30		ns
Vcs_max Debounce Cycles	N _{VCSMAX_DBC}			4		
Vcs Limit	V _{CS_limit}		475	500	525	mV
OCP Threshold for Normal Option (Note4)	V _{REF_OCPNORMAL}		575	605	635	mV
OCP High Threshold for LPS Option (Note5)	V _{REF_OCPLPSH}	V _{ZCS} <v<sub>ZCSLPS_LOW</v<sub>	810	850	890	mV
OCP Low Threshold for LPS Option (Note5)	V _{REF_OCPLPSL}	V _{ZCS} >V _{ZCSLPS_HIGH}	470	495	520	mV
Leading Edge Blanking Time for Vpk Control and Vcs_limit	T _{CS_LEB2}			250		ns
Delay Time from Vcs_limit to DRV Falling	T _{CS_DELAY2}			30		ns
Delay Time from Vpk Control to DRV Falling	T _{CS_DELAY3}			30		ns





Vcs min in DCM Mode	Vanava		65	80	95	mV
Debounce Time of I _{OUT} OCP	V _{CSMIN_DCM}		03	200	93	
Soft Start Time	T _{IOUTOCP_DBC} T _{SST}			10		ms
				4		ms kHz
Frequency of Modulation in QR Mode	F _{MODULATION_QR}	Vollar-1 2		20		mV
Vcspk Modulation Amplitude in QR Mode	V _{QR_MODULATION1}	Valley=1~3 Valley=4~6		30		mV
CS Short Circuit Protection	V _{CS_SHORT}	Ton=5µs		60		mV
Current Mirror In Ton	Vcs_mirror	Izcs:Ics		12:1	-(1	5/
ZCS Pin Section	•	<u> </u>				
OVP Threshold Voltage	V _{ZCS_OVP}		2.36	2.50	2.64	V
OVP Threshold Voltage Debounce Cycles	N _{ZCSOVP_DBC}			4	V	
UVP Threshold Voltage of Vout	V _{ZCS_UVP}			150		mV
UVP Threshold Voltage Debounce Time	T _{VOUTUVP_DBC}			20		ms
Maximum Value of off Blanking Time	T _{ZCSLEB_MAX}		1.3	1.80	2.3	μs
Minimum Value of off Blanking Time	T _{ZCSLEB_MIN}		0.5	0.7	1	μs
Maximum off Time	T _{OFF_MAX}	.0	90	120	150	μs
Zero Cross Point Detect	V _{ZCS_ZERO}			0		mV
QR turn on Delay Time	T _{ZCS_ONDELAY}	200		100		ns
LPS Compensation High Point	V _{ZCSLPS_HIGH}	.07	1.74	1.90	1.98	V
LPS Compensation Low Point	V _{ZCSLPS_LOW}	Q Y	1.06	1.12	1.24	V
Fault Pin Section	^	Y	•	ı		·
Current Source for OTP Detection	I _{OTP}	·	46.5	49	51.5	μA
OTP Threshold	V _{OTP_TH}		0.37	0.4	0.43	V
OTP Exit Threshold	V _{OTPEXIT} TH			0.9		V
Clamp Diode for OVP	VOVPDIODE		1.45	1.7	1.95	V
Capability of Clamp Diode for OVP	IRFAULTOVP			1		mA
OVP Threshold	V _{OVP_TH}			2.5		V
Debounce Time to Trigger OTP/OVP	T _{FAULTOTP/OVP_DBC}	V _{FAULT} <v<sub>OTP_TH V_{FAULT}>V_{OVP_TH}</v<sub>		100		μs
Fmax Pin Section						
Frequency Set		R>260kOhm		100		kHz
Frequency Set	F_{MAX}	R=100kOhm		260		kHz
		R<52kOhm or floating	470	500	530	kHz
COMP Pin Section						
Internal Pull up Voltage Source	V _{COMP_PULLUP}			2.5		V
Internal Pull up Resister	R _{COMP_PULLUP}			20		kΩ
Vcs_limit Point	V _{COMP_LIMIT}			1.9		V
QR Mode to DCM Change Threshold	V _{COMPTH_DCM}			1.0		V
Hysteresis of QR Mode to DCM	V _{COMPTH_DCMHYS}			0.1		V
Minimum Switching Frequency Threshold	V _{COMP_FMIN}		0.55	0.7	0.85	V
Enter Burst Mode Threshold	V _{COMP_BURSTIN}	V _{COMP} falling	0.19	0.25	0.31	V
Exit Burst Mode Threshold	V _{COMP_BURSTOUT}	V _{COMP} increasing		0.45		V
Start PWM Threshold in Burst Mode	V _{COMP_BURSTSTART}	V _{COMP} increasing		0.35		V



D . T		1	1			
Burst Frequency	V _{COMP_BURSTFREQ}			l		kHz
OLP Threshold	V _{COMP_OLP}	V _{COMP} rising	1.95	2.2	2.45	V
OLP Debounce Time	T _{OLP_DBC}	$V_{COMP} > V_{TH_OLP}$		50		ms
DRV Pin Section						
High Voltage Clamp	V _{DRV_CLAMP}			12		V
		DVR-GND: 43kohm		10		mA
	I_{DRV2}	DVR-GND: 22kohm		20	_=(mA
Second Section Current		DVR-GND: 10kohm		40		mA
		DVR-GND: <2kohm		Error	V	
Sink Current	I _{DRV_SINK}			800		mA
Ton_max	T _{ON_MAX}		14	20	26	us
Frequency Limit in DCM Mode.	F _{LIMIT_DCM}	A	\	75		kHz
Frequency Min in DCM Mode	F _{MIN_DCM}		20	25	32	kHz
Frequency of Modulation in DCM Mode	F _{MODULATION_DCM}	X O		250		Hz
Weller Name on in OD Mede		HV<218V	1		6	
Valley Number in QR Mode	VALLEY _{NUMBER}	HV>218V	2		6	
Internal OTP						
OTP Threshold	T _{OVP_SHUNTDOWN}	\		150		°C
Recovery Threshold	T _{OVP_RECOVERY}			130		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at TA = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on "2 x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

Note 3: Increase VCC pin voltage gradually higher than VCC_ON voltage then turn down to 13V.

Note 4: Normal OCP option is selected by ZCS pin resistor.

Note 5: LPS OCP option is selected by ZCS pin resistor.

Note 6: Selection of ZCS resistors is as follows.

ZCS pull down	Xcap function	Iout_ocp
25-27kOhm ±1%	Disabled.	Normal Option
13.0kOhm ±1%	Enabled.	Normal Option
7.5kOhm ±1%	Disabled.	LPS Option
3.0-3.6kOhm ±1%	Enabled.	LPS Option

ZCS_ovp threshold is 2.50V. When pull down resistor is determined, pull up resistor can be calculated according to Vout_ovp and Na/Ns. Then CS pin's in series resistor should be adjusted too. If Iout_ocp increases according to Vac's rising, value of CS pin's in series resistor should be increased for more compensation.



Operation Principles

HV start up and power supply

HV pin charges Vcc capacitor at AC power on. When Vcc voltage rises to start up threshold and HV will stop charging. Internal circuit of HV pin will be turned off for lower standby loss.

In protection mode, SY5020A will stop PWM for T_{ERROR} . During T_{ERROR} , SY5020A has current consumption and Vcc capacitor cannot hold for so long time. When Vcc falls to Vcc_reg, HV will charge Vcc again until Vcc>(Vcc_reg + Vcc_reghys). After T_{ERROR} , internal logic will be reset for restart.

QR mode (Valley number is 1-6)

In QR mode, PWM turns on at valley point of MOSFET's drain voltage. So, EMI is improved and efficiency is higher too. Vcspk is controlled by Vcomp and valley number is controlled by output load. When Vcomp is higher than (Vcompth_DCM+Vcompth_DCMHys), QR mode is enabled and valley number is 6th. As load increases, valley number decreases one by one until to the minimum value.

When HV is lower than HVth_AChigh and lasts for debounce time, AC low is declared and minimum valley number is 1th. When HV is higher than HVth_AChigh, AC high is declared and minimum valley number is 2th, which is helpful to efficiency for lower switching loss at high input voltage.

Valley detection

Following waveform shows the method of valley detection. When falling edge of zero crossing voltage appears at ZCS pin, SY5020A will turn on MOSFET after some delay time.




Fig.3 Valley detection

There is noise at ZCS pin when MOSFET turns off. The noise may affect valley detection. SY5020A uses blanking time to avoid the noise, which will be described in the **Output OVP & UVP** section.

DCM mode

When Vcomp is lower than V_{COMPTH_DCM} , DCM mode is enabled. In DCM mode, Vcspk and switching frequency are all controlled by Vcomp. PWM turns on at Fsw instant and won't wait for valley point. As load decreases, frequency firstly decreases from $F_{LIMIT,\ DCM}$ to $F_{MIN,\ DCM}$, which is known as PFM mode. Light load efficiency is optimized for lower switching loss. When frequency has decreased to $F_{MIN,\ DCM}$ and load goes on decreasing, Vcspk begins decreasing to keep constant voltage on output load.

Burst mode

When frequency and Vcspk have all decreased to minimum value, if output load keeps on decreasing, Vcomp will be lower than Vcomp_Burstin. Then Burst mode is enabled.

SY5020A uses quiet burst to reduce audible noise. PWM will start when Vcomp is higher than $V_{\text{COMP_BURSTSTART}}$ PWM number is controlled by Tburst in order to keep burst frequency lower than certain value. PWM won't stop until the number has been complete. Then PWM stops and wait for next rising edge of $V_{\text{COMP_BURSTSTART}}$. With this method, burst frequency is low and audible noise is optimized. When Vcomp is higher than $V_{\text{COMP_BURSTOUT}}$, SY5020A will enter DCM mode.




Fig.4 Quiet Burst

Vcc power supply

When super junction MOS is used and Vout range is very wide, Vcc current is high and two windings can reduce drive loss.

In Fig.5, if Vout is low, Na1 voltage is too low and Na3 charges Vcc. If Vout is high, Na1 voltage is high enough and Na3 will be floating. Then voltage on C10 will be higher than theory value because leakage inductance will charge C10 continuously. Voltage of C10 may exceed its rating value and the capacitor may break down. R9 and D5 are recommended to be placed



besides C10.




Fig.5 Typical Circuit for wide Vo range application

When Vo range is less than 2.5 time, such as 5V to 12V, one wingding is enough, which is shown as Na1/D11/C11 in Fig.5.

Output over current protection (Iout ocp)

SY5020A detects output current at primary side. At PWM turn off instant, CS pin samples voltage on Rcs. When current of Ns winding falls to zero, ZCS pin records demagnetization time. With these two signals, SY5020A calculates output current and the result is compared with Vref_ocp. When the result is higher than Vref_ocp for $T_{\rm IOUTOCP_DBC}$, PWM stops and timer begins. After $T_{\rm ERROR}$, logic will be reset and HV will charge Vcc to $V_{\rm CC_ON}$ for restart.

Iout_ocp can be set by Rcs with following formula. Vref_ocp is inner voltage of SY5020A. Nps is Np/Ns of transformer. Rcs is R5 in following circuit.

Fig.6 Rcs(R5) set for Iout_ocp

SY5020A samples voltage on Rcs before PWM's falling edge. After a very short time, PWM turns off. Then M1 usually has turn off delay. So, sampled voltage is not real peak current of transformer. When input voltage becomes higher, the error will be greater too. SY5020A uses R4 to compensate the error. If Iout_ocp becomes higher according to input voltage's increase, R4 should be added. If Iout_ocp falls according to input voltage's increase, which means compensation is too much, R4 should be reduced.

Usually, when M1 is super junction MOS, R4 will be 2000hm to 2kohm. When M1 is GaN MOS, such as NV611x and NV612x, R4 will be 1000hm to 6000hm.

In quick charging applications, Vout range is usually very wide, such as 3.3V to 21V. Iout range is very wide too. SY5020A has two OCP options to adapt different applications.




Fig.7 Two OCP options

The first example is as follows. Output includes 5V/3A, 9V/3A, 12V/3A, 15V/3A, 20V/3.25A, 3.3V-21V/3A. Normal OCP option is suitable. V_{REF_OCPNORMAL} is changeless according to different output voltages.

The second example is different. Output includes 5V/3A, 9V/3A, 10V/6.5A, 12V/5A, 15V/4A, 20V/3.25A, 5V-12V/5A. If normal OCP option is adopted, OCP value should be higher than 6.5A and may be set to 7.0A. When Vout is changed to 20V, Yout_ocp is still 7.0A and maximum output power will be 140W. This is forbidden in UL60950.

SY5020A's LPS option is suitable for the second example. V_{REF_OCPLPS} is related to Vout. Iout_ocp can be set by Rcs when Vout is highest. When Vout is lower, V_{REF_OCPLPS} becomes higher. At Vout=10V, Iout_ocp is higher than 6.5A and 10V 6.5A won't trigger OCP.

LPS and Xcap selection by ZCS resistor

SY5020A has two options about output OCP. One is Normal option and the other is LPS option, which have been described in Iout_ocp section. Two options can be selected by ZCS resistor.

Meanwhile, X cap discharge function can be selected by ZCS resistor too. When Xcap is enabled, HV should be connected to AC side via two diodes. When Xcap is disabled, HV can be connected to Vbus to save BOM cost of the diodes.

Selection of ZCS resistors is as follows.

ZCS pull down (R8)	Xcap function	Iout_ocp
25-27kOhm ±1%	Disabled.	Normal Option
13.0kOhm ±1%	Enabled.	Normal Option
7.5kOhm ±1%	Disabled.	LPS Option
3.0-3.6kOhm ±1%	Enabled.	LPS Option



ZCS_ovp threshold is 2.50V. When R8 is determined, R7 can be calculated according to Vout_ovp and Na/Ns. Then CS in series resistor R4 should be adjusted too. If Iout_ocp increases according to Vac's rising, value of R4 should be increased for more compensation.




Fig.8 LPS and Xcap selection by ZCS resistor

Programmable drive current

When M1 is super junction (SJ) MOS, SY5020A can optimize EMI and efficiency. At turn on instant, SY5020A charges Cgs with constant current and EMI performance is improved. At turn off instant, DRV pin will be fast pulled down to reduce turn off loss. So, traditional drive resistors and diode are not needed. Only R3 is used to adjust turn off speed slightly. Value of R3 is recommended to be 10ohm-30ohm.




Fig.9 Drive circuit of SJ MOS

Constant current value can be selected by R6. When current is lower, MOS's turn on speed will be slower and EMI performance will be better. Table is as follows. At SY5020A's startup, R6 is detected and current is fixed until startup again.

. (R6	Constant current
	10kohm	40mA
D	22kohm	20mA
	43kohm	10mA
	<2kohm	No PWM

Fig.10 Drive current table

Frequency limitation

To QR mode operation, when load decreases, switching frequency will increase and switching loss will increase too. Fmax pin can be used to limit maximum frequency. Relationship between frequency limitation and Fmax pin resistor is shown as follows.




Fig.11 Frequency limitation

When Fmax pin is floating, frequency limitation is 500kHz. In the package without Fmax pin, frequency limitation is also 500kHz. If the resistor is lower than 30kOhm, frequency limitation is 500kHz too. When frequency limitation is triggered, PWM will turn on at the valley after limitation.

Frequency modulation

In QR mode, SY5020A adds triangle voltage on Vcs for frequency modulation. If Ring is 1-3, modulation amplitude is 20mV. If Ring is 4-6, modulation amplitude is 30mV in order to obtain effective range of frequency Modulation.

Soft start

At start up, when Vcomp rises to $V_{COMP_BURSTSTART}$, PWM starts and Vcs increases from minimum value linearly. Under heavy load or Vout short conditions, soft start will terminate after T_{SST} . Under light load or no-load conditions, when Vcs value determined by Vcomp is lower than the value determined by soft start, soft start will terminate and Vcomp will control Vcs.




Fig.12 Soft start process

Under start up or Vout short conditions, Vout is very low and ZCS is the same. If ZCS cannot detect



effective valley signal, Toff_max will be enabled. This is helpful to reduce deep CCM switching and voltage stress of SR MOS's Vds is optimized.

Vcs_limit

After T_{CS_LEB2} in every cycle, when Vcs is higher than Vcs_limit, PWM will turn off immediately. It is cycle by cycle and won't affect next cycle's PWM On.

Vcs max

Under normal working state, Vcs_limit can limit peak current of MOS and provide enough protection. When transformer's winding or secondary diode is short circuit, current slope is very high and transformer will enter saturation state. The current can rise to much higher level in Tcs_{LEB2} .

SY5020A can detect Vcs after T_{CS_LEB1} , which is shorter than T_{CS_LEB2} . If Vcs is higher than V_{CS_MAX} in 4 continuous cyles, PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to V_{CC_ON} for restart.




Fig.13 Vcs_max process

Brown out

When input voltage is lower than AC90V, current stress of transformer and primary MOS is very high. Heat stress is very high too. SY5020A has Brown out (BO) protection to protect power supply from broken down.

- BO: HV is lower than HVth BO and last for TBO_DBC.
- BI: HV is higher than HVth_BI and last for T_{BI_DBC}.

After BO, PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to $V_{\text{CC_ON}}$ for restart.

X-cap discharge

Under light load, when charger is unplugged from AC socket, there may be remaining high voltage on input terminal, which is dangerous to be touched.

SY5020A uses HV to discharge X-cap. HV pin is connected to AC side through R1, D1 and D3. R1 is recommended to be 5k-10kOhm, which can provide more reliability against surge voltage on AC line.

If HV hasn't rising edge for continuous T_{UNPLUG_DBC} , AC unplug is detected. PWM stops and timer begins. HV sinks current of I_{HV_XCAP} to Vcc pin. Vcc rises to V_{CC_SHUNT} and HV falls linearly. When HV can't supply Vcc and Vcc is lower than V_{CC_OFF} , discharge will stop.

Voltage rating of Vcc capacitor should be higher than $V_{cc\ shunt}$. Then 35V capacitor is recommended.

During X-cap discharge, once HV detects rising edge, which means AC re-plug happens, the discharge will be terminated immediately. Timer of T_{ERROR} will go on. During T_{ERROR} , HV will keep Vcc between VcC_REG and (VcC_REG+VcC_REGHYS). After T_{ERROR} , logic will be reset and HV will charge Vcc to VcC_on for restart.




Fig.14 X-cap discharge circuit

Following waves show the process.

- At t1, AC unplug happens.
- At t2, AC unplug is confirmed. PWM stops and HV sinks current to Vcc.
- At t3, Vcc rises to V_{CC SHUNT}.
- At t4, X-cap discharge current is lower than Vcc's dissipation and Vcc begins falling.
- At t5, Vcc is lower than V_{CC_OFF} and discharge is reset.




Fig.15 X-cap discharge waveforms



Output OVP & UVP

SY5020A detects output voltage through ZCS pin. When primary MOS turns off, there is a parasitic resonance on AUX winding. To avoid false trigger, blanking time is adopted, which is shown as follows. Blanking time is adaptive according to Vcspk. When Vcspk is 200mV, primary current is small and energy stored in leakage inductance is small too. Parasitic resonance on auxiliary winding will be shorter and blanking time can be shorter too. Blanking time rises to the maximum value along with Vcspk rising to 500mV.




Fig.16 ZCS blanking time

When ZCS is higher than V_{ZCS_OVP} in continuous N_{ZCSOVP_DBC} cycles, ZCS_OVP is triggered. PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to V_{CC_ON} for restart.




Fig.17 ZCS OVP setting

Output OVP threshold is calculated as below:

$$Vout_ovp = Vzcs.ovp * \frac{R7 + R8}{R8} * \frac{Ns}{Na}$$

When ZCS is lower than V_{ZCS_UVP} in continuous time of T_{VOUTUVP_DBC}, ZCS_UVP is triggered. PWM stops and timer begins. After T_{ERROR}, logic will be reset and HV will charge Vcc to V_{CC ON} for restart.

Note: Pull down resistor R8 should be determined firstly by LPS and Xcap selection. Then R7 is calculated according to above equation. UVP is used to avoid continuous working under Vout short circuit and is not necessary to be designed.

Vcc OVP

Vcc_ovp can prevent IC from damage due to abnormal high voltage when feedback loop is open or number of Na winding is wrong. When Vcc rises to $V_{\text{CC_SHUNT}}$ and outside power's current ability is higher than shunt ability, Vcc can go on rising.

Vcc is detected all the time. If Vcc is higher than $V_{\text{CC_OVP}}$ in continuous 4 cycles, Vcc_ovp is triggered. PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to $V_{\text{CC_ON}}$ for restart.

If the error condition still exists after restart, IC will work in hiccup mode.

Open Loop Protection

If output is short circuit, or opto-coupler open circuit, or load increase too much, Vcomp will be pulled up. When Vcomp is higher than $V_{COMP\ OLP}$ and last for T_{OLP_DBC} , OLP is triggered. PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to V_{CC_ON} for restart.

Fault OTP & OVP

Fault pin can be used as OVP and OTP functions. Outside circuit is as follows. At normal state, current of Iotp is clamped by D12. D12's clamp voltage is between OTP threshold and OVP threshold. So, both protections won't be triggered.




Fig.18 Fault OTP & OVP

Under error conditions, Vcc will rise. D5 may be broken down. If pull up current is higher than D12's clamp ability, Fault voltage will be pulled up. When Fault pin is higher than $V_{\text{OVP_TH}}$ and last for $T_{\text{FAULTOTP/OVP_DBC}}$, Fault_ovp is triggered. PWM stops and timer begins. After T_{ERROR} , logic will be reset and HV will charge Vcc to $V_{\text{CC_ON}}$ for restart.

R11 is NTC resistor. As temperature's rising, R11's resistance falls. When R11 is small enough, there will be no current flowing into D12 and all the current of Iotp will flow into R11. As Iotp is changeless, Fault voltage will fall along with R11's resistance. When Fault voltage is lower than V_{OTP_TH}, Fault_otp is triggered. PWM stops and timer begins. After T_{ERROR}, logic will be reset and HV will charge Vcc to V_{CC_ON} for restart. After restart, Fault pin is detected. PWM won't begin until Fault is higher than V_{OTPEXIT TH}.

R9 is used to limit the current flowing into Fault pin. OVP threshold is mainly decided by D5's breakdown voltage. R12 is used to adjust OTP threshold



conveniently. C19 is used to filter various noise and recommended value is 100pF.

CS pin short circuit

In Ton of every PWM, Vcs is detected at 4us and compared with V_{CS_SHORT}. If V_{CS_SHORT}, short circuit protection is triggered. PWM stops and timer begins. After T_{ERROR}, logic will be reset and HV will charge Vcc to V_{CC_ON} for restart.




Fig.19 CS short protection

Above waveforms show the logic.

At t2, Vcs is higher than V_{CS SHORT}. No protection.

At t5, Timer of 5us hasn't arrived.

No compare and no protection.

At t8, Vcs is lower than V_{CS_SHORT} at 5us.

Protection is triggered.

Internal OTP

SY5020A monitors die temperature under normal operating mode. Once die temperature rises above internal OTP threshold, PWM stops and timer begins. After T_{ERROR}, logic will be reset and HV will charge Vcc to V_{CC_ON} for restart.

Power Supply Design Guard

BUS capacitor calculation

Generally, bulk capacitor CBUS is selected according to the following rules.

- No PF: 1,5-1.8uF per watt (Output power).
- With PF: 0.5-0.8uF per watt (Output power).

Minimum BUS voltage calculation

Minimum BUS voltage appears when input voltage Vac is lowest and output current reaches rated value. When there isn't PF circuit before Flyback, minimum BUS voltage is calculated as:

$$V_{\text{BUS_MIN}} = \sqrt{2V_{\text{IN_MIN}}^2 - \frac{P_{_{O}}(1-K_{_{CH}})}{\eta C_{_{BUS}}f_{_{o}}}} \label{eq:VBUS_MIN}$$

KCH is BUS capacitor charge coefficient (generally KCH is set to 0.2~0.3). η is conversion efficiency and fo is frequency of AC input.

Following examples are helpful to fast selection. AL Cap's actual capacitance is only 85-90% of its nominal value and capacitance has deviation in mass production. Following information is for reference only

To 30W solution, there isn't Boost PFC circuit. Bus nominal capacitance is 27+27uF Vbus min is as follows.

Output Power	30W	35W	40W	45W
AC90V 50Hz	86V	80V	75V	68V
AC90V 60Hz	93V	87V	83V	78V

For better performance, Vbus_min should be higher than 80V.

To 66W solution, there isn't Boost PFC circuit. Under full load 20V3.3A, Vbus_min is as follows.

Bus nominal capacitance	82+22uF	82+10uF	82uF	68uF
AC90V 50Hz	82V	78V	72V	60V

For better performance, Vbus_min should be higher than 80V.

To 140W solution, topology is Boost + Flyback. Output is 28V 5A. Bus nominal capacitance is 39+39uF.

At AC90V 50Hz, Boost PFC outputs DC240V. Vbus is 222V(min) to 253V(max). Ripple is 31V.

At AC176V 50Hz, Boost PFC outputs DC350V. Vbus is 338V(min) to 362V(max). Ripple is 24V.

Transformer parameter calculation

1) Primary/secondary turns ratio: NPS

NPS is limited by voltage stress of primary MOS:

$$N_{PS} \leq \frac{V_{MOS_BR} K_{DR} - \sqrt{2} V_{IN_MAX} - \Delta V_{SN}}{V_O + V_{D_OE}}$$

VMOS_BR is the breakdown voltage of primary MOSFET:

KDR is VDS de-rating factor of power MOS;

V_{IN MAX} is always AC264V;



VD_F is forward voltage of secondary rectification diode; If SR is adopted at secondary side, VD_F is equal to 0.

 ΔVSN is voltage spike at primary MOS turn off. Starting value can be 50V




Fig.20 Primary Vds waveform

When Nps is determined, reflect voltage can be calculated as follows.

$$V_{OR} = N_{PS} * (V_O + V_{DF})$$

2) Primary inductance: LP

SY5020A has QR/DCM mode and CCM is not available. Transformer primary inductance is mainly related with switching frequency. When Vbus is the minimum value, Lp can be calculated by following formula.

$$L_{p} = \frac{1}{2 * F_{SW \ MIN} * V_{O} * I_{O} *} * (\frac{V_{BUS \ MIN} * V_{OR}}{V_{BUS \ MIN} + V_{OR}})$$

Vo: Output voltage and unit is V.

Nps: Primary/secondary turns ratio without unit.

Vbus_min: Minimum voltage after bridge and unit is V.

Fsw_min: Frequency at Vbus_min and unit are kHz.

Io: Output current and unit is A.

Lp: Primary inductance and unit is mH.

In the parameters, Vo, Nps, Vbus_min and Io have been determined. Only Fsw_min needs to be selected. When Fsw_min is higher, Lp will be smaller. The frequency at AC230V will be higher too.

To typical application, Fsw_min is about 100-130kHz, which is at Vbus_min (usually 80-90V). Then frequency at Vbus_max (370V) is about 160-220kHz.

3) Turns of primary winding: NP

- (a) Select the magnetic core, confirm the effective AE
- **(b)** Preset Bmax of magnetic core (0.32T~0.36T)
- (c) Calculate primary Rcs

$$Iout_ocp = 0.93 * \frac{Vref_ocp * Nps}{6 * Rcs}$$

In normal option, Vref_ocp is V_{REF_OCPNORMAL}.

In LPS option, Vref_ocp is V_{REF_OCPLPSL}.

(d) Calculate maximum primary peak current

(e)
$$I_{\text{ppk_MAX}} = \frac{v_{\text{CS.LIMIT}}}{R_{\text{CS}}}$$

(f) Calculate primary turns: NP

$$N_p = \frac{L_p * I_{ppK_MAX}}{B_{MAX} * A_E}$$

4) Turns of secondary winding: N

$$N_{S} = \frac{N_{P}}{N_{PS}}$$

In actual design, Fsw_min is difficult to be determined. If a random value is selected, later calculation may be hard and this may be unsuitable to the bobbin of transformer. So, design procedure is always as follows, which is inverse to traditional method.

Select transformer and AE ->

Determine winding width of bobbin ->

Select Ns wire -> Determine Ns ->

Determine Vor and Nps -> Calculate Np ->

Select Np wire -> Calculate Rcs ->

Calculate Ippk_max -> Determine Bmax ->

Calculate Lp at last.

With this procedure, Fsw_min is not an input parameter. When Lp is calculated, switching frequency Fsw is determined too. This will always lead to a satisfactory design and efficiency will always be close to highest value for certain transformer. It is not needed to try again and again.

5) Turns of auxiliary winding: NA

To fast charge application, Vout range is wide. Turns of AUX winding should take Vout_max andVout_min into consideration.

When primary MOS is super junction MOSFET, drive loss is non-negligible and two AUX windings are recommended.

AUXL can supply Vcc at Vout_max.

$$18V < \frac{V_{OUT_MAX}}{N_S} * N_{AUXL} < 22V$$

• AUXH can supply Vcc at Vout min.





$$10V < \frac{v_{OUT_MIN}}{N_S} * N_{AUXH} < 14V$$

When primary MOS is GaN, drive loss is negligible and one AUXH winding is enough. Turns of AUXH wingding is the same as N_{AUXH} in above formula.

Secondary MOSFET Selection

Under the conditions of Vbus_max and Vout_ovp, the reverse voltage of secondary rectification MOSFET will reach maximum level. The maximum voltage (ignore voltage spike when primary MOS is turned on) is calculated as follows.

$$V_{D_{-R_{-}MAX}} = \frac{\sqrt{2}V_{IN_{-}MAX}}{N_{PS}} + V_{O_{-}OVP}$$

Maximum instantaneous forward current is calculated as equation below:

$$I_{SPK\ MAX} = I_{PPK\ MAX} * N_{PS}$$

To a 66W (20V 3.3A) solution, BSC098N10NS5 is recommended, which is 100V 8.2mOhm (Vgs=10V).

To a 90W (20V 4.5A) solution, BSC0805LS is recommended, which is 100V 6.0mOhm (Vgs=10V).

To a 120W (20V 6.0A) solution, two MOSFETs in parallel is recommended, which is mainly for heat sink consideration. BSC098N10NS5 is ok, which is 100V 8.2mOhm (Vgs=10V).

MOS selection is related to heat dissipation design. Place refer to actual temperature test.

Layout Considerations

Following rules is recommended for normal working and EMI considerations.

(a) Switching node: Primary Drain/AUX/Core;

Secondary Drain/AUX/Core.

(b) Important signal node (easy to be disturbed):

Primary: Vcs, Fault, Comp, ZCS and Fmax etc.

Secondary: REG, TZ and Feedback loop etc.

- (c) In order to guarantee normal working, important signal node should be far away from switching node. If PCB routing is hard, static node should be used as shielding between switching and signal node. Static node can be Vbus, GND, Vcc and Vout, SGND etc.
- (d) In order to realize good EMI performance, switching node on PCB layout should be as small as possible. Switching node should not be selected as heat sink method, such as MOS's drain.
- (e) In order to realize good EMI performance, main current loop should be as small as possible.
 - Current in Ton: Bus cap -> transformer -> MOS
 - -> Rcs -> GND -> Bus cap.

 Current in Toff: Transformer -> SR_MOS -> Cout -> GND -> Transformer.
 - Current in leakage inductance and snuber circuit.
 - Drive loop of primary and secondary MOS.
- (f) These components should be closed to SY5020A.

Fault capacitor, Comp Capacitor, Fmax resistor, CS resistor (in series), Vcc capacitor.

ZCS pull up resistor should be placed at AUX pin of transformer and pull-down resister should be closed to ZCS pin.


These components should be closed to SY5239.

REG resistor, TZ resistor, Vdd capacitor and Vin capacitor.

GND routing is as follows.

SY5020A's GND should be connected to Rcs-GND in order to get accurate Vcs signal.





A design example of typical application is shown below step by step

Input/output specification

input output specification		
Parameter	Symbol	Value
Input voltage range	$V_{\rm IN}$	90V~264V
Rated output power	Po	66W
Rated output voltage	V _o	5V - 20V
Output OVP level	V _{O,OVP}	24V
Rated output current	I_{O}	3.3A
OCP	I _{OCP}	3.65A
Efficiency		93%

Preset parameter

Parameter	Symbol	Value
Break down voltage of power MOS	$V_{MOS,BR}$	650V
V _{DS} de-rating factor of power MOS	K_{DR}	90%
Spike on Vos at power MOS turn off	$\Delta m V_{SN}$	70V
BUS capacitor charge coefficient	K _{CH}	0.2
Secondary diode forward voltage drop	$V_{D,R}$	0V
Transformer effective Ae (RM8)	$A_{\rm E}$	62 mm ²

1) BUS capacitor selection

Select BUS capacitor: C_{BUS}=104uF (1.57uF/W)

2) Minimum BUS voltage calculation

BUS capacitor charge coefficient: K_{CH}=0.2

$$V_{\text{BUS_MIN}} = \sqrt{2V_{\text{IN_MIN}}^2 - \frac{P_{\text{O}}(1 - K_{\text{CH}})}{\eta C_{\text{BUS}} f_{\text{o}}}} = \sqrt{2 \times 90^2 - \frac{66 \times (1 - 0.2)}{93\% \times 104 u \times 60}} = 84V$$



3) Transformer design

(a) Calculate primary/secondary turns ratio: NPS

$$N_{PS} \le \frac{V_{MOS_BR} K_{DR} - \sqrt{2} V_{IN_MAX} - \Delta V_{SN}}{V_O + V_{D_F}} = \frac{650 \times 0.9 - \sqrt{2} \times 264 - 70}{20 + 0} = 7.1$$

NPs is selected to: NPS=6.25, Reflect voltage Vor=6.25*20V=125V

(b) Calculate Lp of transformer: Select Fsw_min=110kHz

(b) Calculate Lp of transformer: Select Fsw_min=110kHz
$$L_p = \frac{1}{2*F_{SW\ MIN}*V_0*I_0*} * \left(\frac{V_{BUS\ MIN}*V_{OR}}{V_{BUS\ MIN}+V_{OR}}\right)^2 = \frac{1}{2*110kHz*20V*3.3A} * \left(\frac{84*125}{84+125}\right)^2 = 0.174mH_1$$
 (c) Calculate Rcs: In normal option, Vref_ocp=0.605V.
$$R_{CS} = \frac{0.93*V_{REF_OCP}*N_{PS}}{6*I_{OUT\ OCP}} = \frac{0.93*0.605*6.25}{6*3.65} = 0.161hm$$
 (d) Calculate maximum primary peak current:
$$I_{PPK_MAX} = \frac{V_{CS.LIMITL}}{R_{CS}} = \frac{0.50}{0.161} = 3.11A$$

$$R_{CS} = \frac{0.93 * V_{REF_OCP} * N_{PS}}{6 * I_{OUT_OCP}} = \frac{0.93 * 0.605 * 6.25}{6 * 3.65} = 0.161 \text{hm}$$

$$I_{\text{ppK_MAX}} = \frac{V_{\text{CS.LIMITL}}}{R_{\text{CS}}} = \frac{0.50}{0.161} = 3.114$$

(e) Calculate primary winding turns Np:
$$B_{MAX}$$
=0.27T
$$N_p = \frac{L_p * I_{ppk_MAX}}{B_{MAX} * A_E} = \frac{170 \text{ uH} * 3.11\text{A}}{0.337T * 62 \text{mm}^2} = 25.3 \text{ts}$$

(f) Calculate secondary winding turns: N_S

$$N_S = \frac{N_P}{N_{PS}} = \frac{25}{6.25} = 4$$

(g) Calculate auxiliary winding turns NauxL=4ts: Vout_max 20V

$$18V < \frac{v_{OUT_MAX}}{N_S} * N_{AUXL} < 22V$$

 $18V < \frac{v_{OUT_MAX}}{N_S} * N_{AUXL} < 22V$, So, 3.6 NauxL < 4.4 Calculate auxiliary winding turns NauxH=10ts: Vout_min=5V

$$10V < \frac{v_{\text{OUT_MIN}}}{N_{\text{S}}} * N_{\text{AUXL}} < 14V, \qquad 50, \quad 8 < \textit{N}_{\text{AUXH}} < 11.2$$

$$\delta o$$
, $8 < N$ AUXH < 11.2

- 5) Secondary diode selection
- (a) Maximum reverse voltage calculation:

$$V_{_{D_R_MAX}} = \frac{\sqrt{2}V_{_{IN_MAX}}}{N_{_{PS}}} + V_{_{O_OVP}} = \frac{\sqrt{2} \times 264}{6.25} + 24 = 84V$$


Considering the voltage spike, reverse voltage rating is recommended to be 100V~120V.


(b) Maximum instantaneous forward current:

$$I_{SPK\ MAX} = I_{PPK\ MAX} * N_{PS} = 2.45A * 6.25 = 15.3A$$




SSOP9 Package outline & PCB layout design






Top view



Side view





Front view

Recommended PCB layout

(Reference only)


Notes:

All dimension in millimeter and exclude mold flash & metal burr.




Taping & Reel Specification

1. Taping Orientation



Feeding Direction

2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer * length(mm)	Leader * length (mm)	Qty per reel (pcs)
SSOP9	12	8	13"	400	400	4000

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by Silergy manufacturer:

Other Similar products are found below:

FAN53610AUC33X FAN53611AUC123X EN6310QA 160215 R3 KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G

AST1S31PUR NCP81203PMNTXG NCP81208MNTXG PCA9412AUKZ NCP81109GMNTXG NCP3235MNTXG NCP81109JMNTXG

NCP81241MNTXG NTE7223 NTE7222 NTE7224 L6986FTR MPQ4481GU-AEC1-P MP8756GD-P MPQ2171GJ-P MPQ2171GJ-AEC1-P

NJW4153U2-A-TE2 MP2171GJ-P MP28160GC-Z MPM3509GQVE-AEC1-P XDPE132G5CG000XUMA1 LM60440AQRPKRQ1

MP5461GC-P IW673-20 MPQ4409GQBE-AEC1-P S-19903DA-A8T1U7 S-19903CA-A6T8U7 S-19903CA-S8T1U7 S-19902BA-A6T8U7

S-19902CA-A6T8U7 S-19902AA-A6T8U7 S-19903AA-A6T8U7 S-19902AA-S8T1U7 S-19902BA-A8T1U7 AU8310

LMR23615QDRRRQ1 LMR33630APAQRNXRQ1 LMR33630APCQRNXRQ1 LMR36503R5RPER LMR36503RFRPER

LMR36503RS3QRPERQ1