

## **Application Note: SY8113**

### High Efficiency, 500kHz, 3A, 18V Input Synchronous Step Down Regulator


### **General Description**

The SY8113 is a high efficiency 500 kHz synchronous step-down DC-DC converter capable of delivering 3A current. The SY8113 operates over a wide input voltage range from 4.5V to 18V and integrates main switch and synchronous switch with very low  $R_{\rm DS(ON)}$  to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 500 kHz switching frequency. It adopts the instant PWM architecture to achieve fast transient responses for high step down applications

### Features


- low  $R_{DS(ON)}$  for internal switches (top/bottom): 80m $\Omega/40m\Omega$
- 4.5-18V input voltage range
- 3A output current capability
- 500 kHz switching frequency
- Instant PWM architecture to achieve fast transient responses.
- Internal softstart limits the inrush current
- $\pm 1.5\%$  0.6V reference
- TSOT23-6 package 💙







#### Pinout (top view)



Top Mark: MLxyz, (Device code: ML, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
Phi Name	Pill Nulliber	Phildescription
BS	1	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with
		0.1uF ceramic cap.
GND	2	Ground pin
FB	3	Output Feedback Pin. Connect this pin to the center point of the output resistor
		divider (as shown in Figure 1) to program the output voltage:
		Vout=0.6*(1+R1/R2)
EN	4	Enable control. Pull high to turn on, Do not float.
IN	5	Input pin. Decouple this pin to GND pin with at least 1uF ceramic cap
LX	6	Inductor pin. Connect this pin to the switching node of inductor



Supply Input Voltage	19V
Enable Voltage	VIN + 0.3V
C C	
FB Voltage	
Power Dissipation, PD @ TA = $25^{\circ}$ C, TSOT23-6 (FC)	1W
Package Thermal Resistance (Nore 2)	
θJA	100°C /W
θ JC	
Junction Temperature Range	125°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	

## Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 18V
Junction Temperature Range	40°C to 125°C
Ambient Temperature Range	40°C to 85°C



3

### **Electrical Characteristics**

 $(V_{IN} = 12V, V_{OUT} = 1.2V, L = 2.2uH, C_{OUT} = 47uF, T_A = 25^{\circ}C, I_{OUT} = 1A$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		4.5		18	V
Quiescent Current	Iq	$I_{OUT}=0, V_{FB}=V_{REF}*105\%$		100		μA
Shutdown Current	Ishdn	EN=0		5	10	μA
Feedback Reference	V <sub>REF</sub>		0.591	0.6	0.609	V
Voltage						
FB Input Current	I <sub>FB</sub>	$V_{FB}=3.3V$	-50		50	nA
Top FET RON	R <sub>DS(ON)1</sub>			80	90	mΩ
Bottom FET RON	R <sub>DS(ON)2</sub>			40	50	mΩ
Bottom FET Valley	I <sub>LIM</sub>		3	-7/	4.25	Α
Current Limit						
EN Rising Threshold	V <sub>ENH</sub>		1.5			V
EN Falling Threshold	V <sub>ENL</sub>				0.4	V
Input UVLO Threshold	V <sub>UVLO</sub>				4.5	V
UVLO Hysteresis	V <sub>HYS</sub>			0.3		V
On Time	T <sub>ON</sub>	$V_{IN} = 12V$ , $V_{OUT} = 1.2V$ , $I_{OUT} = 1A$	150	200	250	ns
Min ON Time			50	80	120	ns
Min OFF Time			140	170	220	ns
Switching Frequency				500		kHz
Soft-start Time	t <sub>SS</sub>			800		uS
Thermal Shutdown	T <sub>SD</sub>			150		°C
Temperature						
Thermal Shutdown	T <sub>HYS</sub>			15		°C
Hysteresis						


**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta$  JA is measured in the natural convection at  $T_A = 25^{\circ}$ C on a low effective 4-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin2 of TSOT23-6 packages is the case position for  $\theta$  JC measurement.


Note 3: The device is not guaranteed to function outside its operating conditions



### **Block Diagram**








### **Typical Performance Characteristics**







## Operation

SY8113 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

SY8113 provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8113 will sense the output voltage conditions for the fault protection.

### **Applications Information**

Because of the high integration in the SY8113 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{\rm IN}$ , output capacitor  $C_{\rm OUT}$ , output inductor L and feedback resistors ( $R_1$  and  $R_2$ ) need to be selected for the targeted applications specifications.

#### Feedback resistor dividers R1 and R2:

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light bads, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value of between  $10k\Omega$  and  $1M\Omega$  is highly recommended for both resistors. If Yout is 3.3V,  $R_1$ =100k is chosen, then using following equation,  $R_2$ can be calculated to be 22.1k:



#### Input capacitor CIN:

The ripple current through input capacitor is calculated as:

 $I_{_{\text{CIN}_{\text{RMS}}}} = I_{_{\text{OUT}}} \cdot \sqrt{D(1-D)} \cdot$ 

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to

minimize the loop area formed by  $C_{IN}$ , and IN/GND pins. In this case, a 10uF low ESR ceramic capacitor is recommended.

#### **Output capacitor Cour:**

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

#### **Output inductor L:**

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{F_{sw} \times I_{OUT,MAX} \times 40\%}$$

where Fsw is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

The SY8113 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, MIN > Iout, MAX + 
$$\frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR< $50m\Omega$  to achieve a good overall efficiency.

#### External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.




7



8

#### Load Transient Considerations:

The SY8113 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



#### Layout Design:

The layout design of SY8113 regulator is relatively simple. For the best efficiency and minimum noise promblem, we should place the following components close to the IC: CIN, L, R1 and R2.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2)  $C_{IN}$  must be close to Pins IN and GND. The loop area formed by  $C_{IN}$  and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.


4) The components  $R_1$  and  $R_2$ , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.



9








10



1. Taping orientation TSOT23-6



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Isolated DC/DC Converters category:

Click to view products by Silergy manufacturer:

Other Similar products are found below :

ESM6D044440C05AAQ FMD15.24G PSL486-7LR PSR152.5-7IR Q48T30020-NBB0 AVO240-48S12B-6L AVO250-48S28B-6L NAN-0505 HW-L16D JAHW100Y1 217-1617-001 22827 SPB05C-12 SQ24S15033-PS0S 18952 19-130041 CE-1003 CE-1004 GQ2541-7R PSE1000DCDC-12V RDS180245 MAU228 419-2065-201 449-2075-101 TME 0303S TME 0505S TME 1205S TME 1212S TME 2405S TME 2412S J80-0041NL V300C24C150BG 419-2062-200 419-2063-401 419-2067-101 419-2067-501 419-2068-001 DCG40-5G DFC15U48D15 449-2067-000 XGS-0512 XGS-1205 XGS-1212 XGS-2412 XGS-2415 XKS-1215 033456 NCT1000N040R050B SPB05B-15 SPB05C-15