SIJERGY

Application Note: AN_SYR827/SYR828

High Efficiency 5.5V, 6A, 2.4MHz I²C Programmable, Synchronous Step Down Regulator *Preliminary Specification*

General Description

SYR827/SYR828 is a high efficiency 2.4MHz synchronous step down DC/DC regulator IC capable of delivering up to 6A output currents. It can operate over a wide input voltage range from 2.6V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS\ (ON)}$ to minimize the conduction loss. The output voltage can be programmed from 0.7125V to 1.5V through l^2C interface.

SYR827/SYR828 is in a space saving, low profile CSP1.56*1.96-20 package.

Ordering Information

Ordering Number	Package Type	Note 6
SYR827PKC	CSP1.56*1.96-20	0x40H
SYR828PKC	CSP1.56*1.96-20	0x41H

Features

- Input voltage range: 2.6V to 5.5V
- 2.4 MHz switching frequency minimizes the external components
- Typical 65uA quiescent current
- Low $R_{DS(ON)}$ for internal switches (PFET/NFET): $28m\Omega/17m\Omega$
- Programmable Output Voltage: 0.7125V to 1.5V in 12.5mV steps
- 6A continuous output current capability.
- Capable for 0.25uH inductor and 22uF Ceramic Capacitor.
- Hic-cup mode protection for hard short condition
- RoHS Compliant and Halogen Free
- Compact package: CSP1.56*1.96-20

Applications

- Smart-phone
- Web-tablets

Typical Applications




Figure 1. Schematic Diagram





Figure 2. Efficiency



Pinout (top view)



		<u> </u>
Part Number	Package type	▼ Top Mark [®]
SYR827PKC	CSP1.56*1.96-20	Ab xyz
SYR828PKC	CSP1.56*1.96-20	Bc xyz

Note ①: x=year code, y=week code, z= lot number code.

Pin	Pin Name	Pin Description
D1,D2,E1,E2	VIN	Power input pin. These pins must be decoupled to ground with at least
		22uF ceramic capacitor. The input capacitor should be placed as close as
		possible between VIN and GND pins.
D3,D4,E3,E4	SW 🗻	Switching node pin. Connect these pins to the switching node of inductor.
B2,B3,C1,C2,C3,C4	GND (Power ground pins.
A1	VSEL	Voltage select pin. When this pin is low, V _{OUT} is set by the VSEL0 register.
		When this pin is high, V _{OUT} is set by the VSEL1 register.
A2	EN	Enable control pin. Active high. Do not leave it floating.
B1	SDA	I ² C interface Bi-directional Data line.
B4	AGND	Analog ground pin.
A3	SCL	I ² C interface clock line.
A4	VOUT	Sense pin for output. Connect to the output capacitor side.



All Other Pins	6.0V Viv.+ 0.6V
Power Dissipation, Pd@ TA = 25°C CSP1.56*1.96-20	
Package Thermal Resistance (Note 2)	2.0
heta _{JA}	38°C/W
θ JC	
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	65°C to 150°C
	C.A.
Recommended Operating Conditions (Note 3)	20
Sunnly Innut Voltage	2.6V to 5.5V
Junction Temperature Range	40°C to 125°C
Junction Temperature Range	
\sim \circ	
Silered	

Electrical Characteristics

 $(V_{IN} = 5V, V_{OUT} = 1.0V, L = 0.25uH, C_{OUT} = 22uF, T_A = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	$V_{\rm IN}$		2.6		5.5	V
V _{IN} UVLO	$V_{\rm UVLO}$	V _{IN} Rising		2.45	2.55	V
V _{IN} UVLO Hysteresis	V_{UVHYST}			150		mV
Quiescent Current	I_Q	I_{OUT} =0, EN=1, FB=105%* V_{REF}		65	• _ 4	JμA
Shutdown Current	$I_{SHDN\ H/W}$	EN=0		0.1		υ. Α
	$I_{SHDN\ S/W}$	EN=V _{IN} , Buck_ENx=0		30	C	μA
EN, VSEL, SDA, SCL				1	any	
Rising threshold	V_{IH}		1.1			V
Falling threshold	$ m V_{IL}$			0	0.4	V
V _{OUT} Accuracy	$V_{ m REG}$	Forced PWM, V _{OUT} =VSEL0,	4.5		+1.5	%
		default value			11.5	
NFET R _{DS(ON)}	$R_{DS(ON)N}$	*	<u> </u>	17		mΩ
PFET R _{DS(ON)}	$R_{DS(ON)P}$			28		mΩ
PMOS peak current limit	$I_{LIM\ PEAK}$		7.5			A
NMOS peak current limit	I _{LIM VALLEY}		6			Α
Internal soft-start time	t_{SS}			300		us
Min on time		0		40		ns
Oscillator Frequency	F_{OSC}			2.4		MHz
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Shutdown Hysteresis	T_{HYS}			15		°C
LX node discharge resistor	R_{DSH}			150		Ω
Input OVP shutdown	V_{OVP}	Rising threshold		6.15		V
	v OVP	Falling threshold	5.5	5.85		V
Over voltage protection	Tour	1		20		us
blanking time	$T_{Blanking}$			20		us

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at $T_A = 25$ °C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions.



Enabling Function

The EN pin controls SYR827/SYR828 start up. EN pin low to high transition starts the power up sequence. If EN pin is low, the DC/DC converter will be turned off.

SYR827/SYR828 allows software to enable of the regulator when EN is HIGH, via the BUCK_EN bits. BUCK_EN0 and BUCK_EN1 are both initialized HIGH in the registers.

Hardware and Software Enable control table.

	Pins	Bi	ts	
EN	VSEL	BUCK_EN0	BUCK_EN1	OUTPUT
0	X	X	Х	QFF 🔾
1	0	0	Х	OFF
1	0	1	X	ΘN
1	1	X	0	OFF
1	1	X	1	ON

Input Over Voltage Protection Function


When the V_{IN} exceeds over voltage protection threshold, SYR827/SYR828 will stop switching to protect the circuitry. An internal 20us blanking time helps to prevent the circuit from shorting down due to noise spikes.

I²C Interface

SYR827/SYR828 features an I²C interface that allow the HOST processor to control the output voltage achieve the DVS function. The I²C interface supports clock speeds of up to 3.4MHz and uses standard I²C commands. SYR827/SYR828 always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8th bit, which indicates whether the transaction is a read-operation or a write-operation. I²C address of the SYR827 is set at the factory to 0x40h, the SYR828 is set to 0x41h.


START and STOP Conditions:

SYR827/SYR828 is controlled via an I²C compatible interface. The START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. The I²C master always generates the START and STOP conditions.



Data Validity

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.






Acknowledge:

Each address and data transmission uses 9-clock pulses. The ninth pulse is the acknowledge bit (ACK). After the


START condition, the master sends 7-slave address bits and an R/W bit during the next 8-clock pulses. During the ninth clock pulse, the device that recognizes its own address holds the data line low to acknowledge. The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.



Data Transactions:

All transactions start with a control byte sent from the I²C master device. The control byte begins with a START condition, followed by 7-bits of slave address (1000000x for the SYR827, 1000001x for the SYR828, this address

can be changed if necessary) followed by the 8th bit, R/W bit. The R/W bit is 0 for a write or 1 for a read. If any slave devices on the I²C bus recognize their address, they will acknowledge by pulling the SDA line low for the last clock cycle in the control byte. If no slaves exist at that address or are not ready to communicate, the data line will be 1, indicating a Not Acknowledge condition. Once the control byte is sent, and SYR827/SYR828 acknowledges it, the 2nd byte sent by the master must be a register address byte. The register address byte tells the SYR827/SYR828 which register the master will write or read. Once the SYR827/SYR828 receives a register address byte it responds with an acknowledge.





Register Settings:

1. VSEL0 (0x00)

Register Name				VSEL0
Address				0x00
Field	Bit	R/W	Default	Description
				Software buck enable. When EN pin is low, the
BUCK_EN0	7	R/W	1	regulator is off. When EN pin is high, BUCK_EN bit
				takes precedent.
MODE0	6	R/W	0	0=Allow auto-PFM mode during light load.
				1=Forced PWM mode
NSEL0	5:0	R/W	010111 (V _{OUT} =1.0V)	000000 = 0.7125V
				000001 = 0.7250
				000010 = 0.7375V
				010111=1.0000V
				c Q c
				T11111 =1.5000V

2. VSEL1 (0x01)

Register Name				VSEL1
Address			70,	0x01
Field	Bit	R/W	Default	Description
BUCK_EN1	7	R/W OF	1	Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent.
MODE1	6	R/W	0	0=Allow auto-PFM mode during light load. 1=Forced PWM mode
NSEL1	3:0	R/W	010111 (V _{OUT} =1.0V)	000000 = 0.7125V 000001 = 0.7250V 000010 = 0.7375V 010111 = 1.0000V 111111 = 1.5000V



3. Control Register (0x02)

Register Name				Control Register
Address				0x02
Field	Bit	R/W	Default	Description
Output Discharge	7	R/W	1	0 = discharge resistor is disabled. 1 = discharge resistor is enabled.
Slew Rate	6:4	R/W	000=10mV/0.15us	Set the slew rate for positive voltage transitions. 000 = 10mV/0.15us 001 = 10mV/0.3us 010 = 10mV/0.6us 011 = 10mV/1.2us 100 = 10mV/2.4us 101 = 10mV/4.8us 110 = 10mV/9.6us 111 = 10mV/19.2us
Reserved	3	R/W	0	Always reads back 0.
RESET	2	R/W	0	Setting to 1 resets all registers to default values.
Reserved	1:0	R/W	00	Always reads back 0.

4. ID1 Register (0x03)

Register Name		ς		ID1 Register
Address		A		0x03
Field	Bit	R/W	Default	Description
VENDOR	7:5	R	100	IC vendor Silergy code.
Reserved	4	R	0	Always reads back 0.
DIE_ID	3:0	R	1000	IC option code



5. ID2 Register (0x04)


Register Name				ID2 Register
Address				0x04
Field	Bit	R/W	Default	Description
Reverved	7:4	R	0000	Always reads back 0.
DIE_REV	3:0	R	0001	IC mask revision code


6. PGOOD Register (0x05)

Register Name				
Address				0x05
Field	Bit	R/W	Default	Description
				ξO ^γ
PGOOD	7	R	0	1: Buck is enabled and soft-start is completed.
Received	6:0	D	000 0000	Always reads back 0.
Reserved	0.0	K	000 0000	Alwaysteaus back b.
			antia	
Silera		10 CC	Midentia	
Silera	3	STR CC	ntidentia	
Silera		15 C C C C C C C C C C C C C C C C C C C	000 0000	




Typical Performance Characteristics









Silered Confidential Prepared for Rockettip



Operation

SYR827/SYR828 is a high efficiency 2.4MHz synchronous step down DC/DC regulator IC capable of delivering up to 6A output currents. It can operate over a wide input voltage range from 2.6V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS\ (ON)}$ to minimize the conduction loss. The output voltage can be programmed from 0.7125V to 1.5V through I²C interface.

Applications Information

Because of the high integration in SYR827/SYR828, the application circuit based on this regulator IC is rather simple. Only input capacitor $C_{\rm IN}$, output capacitor $C_{\rm OUT}$, inductor L need to be selected for the targeted applications.

Input capacitor CIN

This ripple current through input capacitor is calculated as:

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \times \sqrt{D(1-D)}$$
 (A)

This formula has a maximum at V_{IN} =2× V_{OUT} condition, where $I_{CIN~RMS}$ = I_{OUT} /2.

With the maximum load current at 6A, a typical X5R or better grade ceramic capacitor with 6.3V rating and greater than 22uF capacitance can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the VIN and GND pins. Care should be taken to minimize the loop area formed by $C_{\rm IN}$, and VIN/GND pins.

Output capacitor Court

Both steady state ripple and transient requirements must be taken into account when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and more than one $22\mu F$ capacitor.

Output inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum

average input current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN_MAX})}{F_{SW} \times I_{OUT\ MAX} \times 40\%} (H)$$

where F_{SW} is the switching frequency and I_{OUT_MAX} is the maximum load current.

SYR827/SYR828 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

Isat, min Floot, max
$$+\frac{V_{OUT}(1\text{-}V_{OUT}/V_{IN,MAX})}{2\cdot F_{SW}\cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR $<15m\Omega$ to achieve a good overall efficiency.


Layout Design:

To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC: C_{IN} , L, C_{OUT} .

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. Reasonable vias are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance
- 2) The decoupling capacitor of VIN and GND must be placed close enough to the pins. The loop area formed by the capacitors and GND must be minimized.
- 3) The PCB copper area associated with SW pin must be minimized to improve the noise immunity.
- 4) The feedback trace connecting C_{OUT} to the VOUT pin must NOT be adjacent to the SW node on the PCB layout to minimize the noise coupling to VOUT pin.




PCB Layout Suggestion





CSP1.56*1.96-20 Outline Drawing



Side View

Notes: All dimension in MM and exclude mold flash & metal burr

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Isolated DC/DC Converters category:

Click to view products by Silergy manufacturer:

Other Similar products are found below:

FMD15.24G PSL486-7LR Q48T30020-NBB0 18362 JAHW100Y1 SPB05C-12 SQ24S15033-PS0S 19-130041 CE-1003 RDS180245

MAU228 J80-0041NL DFC15U48D15 XGS-1205 NCT1000N040R050B SPB05B-15 SPB05C-15 L-DA20 DCG40-5G QME48T40033
PGB0 AK1601-9RT DPA423R VI-R5022-EXWW PSC128-7iR RPS8-350ATX-XE DAS1004812 PQA30-D24-S24-DH vi-m13-cw-03 VI
LN2-EW VI-PJW01-CZY CK2540-9ERT AK-1615-7R 700DNC40-CON-KIT-8G 350DNC40-CON-KIT-9G 088-101348-G VI-L52-EW

VI-L53-CV PQA30-D48-S12-TH VI-L50-IY VI-LC63-EV AM2D-051212DZ 24IBX15-50-0ZG HZZ01204-G SPU02L-09 SPU02M-09

SPU02N-09 UNO-PS/350-900DC/24DC/60W QUINT4-BUFFER/24DC/20 QUINT4-CAP/24DC/5/4KJ QUINT4-CAP/24DC/10/8KJ