

VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 100 kHz to 250 MHz

Features

- Supports any frequency from 100 kHz to 250 MHz
- Low-jitter operation
- Short lead times: <2 weeks
- AT-cut fundamental mode crystal ensures high reliability/low aging ■ Pb-free/RoHS-compliant
- 1% control voltage linearity
- Available CMOS, LVPECL, LVDS, and HCSL outputs
- Optional integrated 1:2 CMOS fanout buffer
- 3.3 and 2.5 V supply options
- Industry-standard 5x7, 3.2x5, and 2.5x3.2 mm packages
- High power supply noise rejection Selectable Kv (60, 90, 120, 150 ppm/V)




Applications

- SONET/SDH/OTN
- PON
- Low Jitter PLLs
- **xDSL**

- Broadcast video
- Telecom
- Switches/routers
- FPGA/ASIC clock generation

Description

The Si515 VCXO utilizes Skyworks Solutions' advanced PLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional VCXO where a different crystal is required for each output frequency, the Si515 uses one fixed crystal and Skyworks Solutions' proprietary synthesizer to generate any frequency across this range. This IC-based approach allows the crystal resonator to provide enhanced reliability, improved mechanical robustness, and excellent stability. In addition, this solution provides superior control voltage linearity and supply noise rejection, improving PLL stability and simplifying low jitter PLL design in noisy environments. The Si515 is factory-configurable for a wide variety of user specifications, including frequency, supply voltage, output format, tuning slope and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.



Pin Assignments: See page 12. V_{DD} 1 6 Vc 2 NC 5 OE 3 CLK GND **CMOS VCXO** 6 V_{DD} Vc 2 5 CLK-OE 3 CLK+ GND LVPECL/LVDS/HCSL/ **Dual CMOS VCXO**

Si515

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	3
2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages	
3. Pin Descriptions	
3.1. Dual CMOS Buffer	13
4. Ordering Information	14
5. Package Outline Diagram: 5 x 7 mm, 6-pin	15
6. PCB Land Pattern: 5 x 7 mm, 6-pin	16
7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin	17
8. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin	
9. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin	19
10. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin	21
11. Top Marking	
11.1. Si515 Top Marking	22
11.2. Top Marking Explanation	
Document Change List	

1. Electrical Specifications

Table 1. Recommended Operating Conditions

 V_{DD} = 2.5 or 3.3 V ±10%, T_A = –40 to +85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage	N/	3.3 V option	2.97	3.3	3.63	V
	V_{DD}	2.5 V option	2.25	2.5	2.75	V
Supply Current		CMOS, 100 MHz, single-ended	_	24	29	mA
		LVDS (output enabled)	_	22	26	mA
	I _{DD}	LVPECL (output enabled)	_	42	46	mA
		HCSL (output enabled)	_	44	47	mA
		Tristate (output disabled)	_	_	22	mA
OE "1" Setting	V _{IH}	See Note	0.80 x V _{DD}	_	_	V
OE "0" Setting	V _{IL}	See Note	_	_	0.20 x V _{DD}	V
OE Internal Pull-Up/ Pull-Down Resistor*	R _I		_	45	_	kΩ
Operating Temperature	T _A		-40	_	85	°С

*Note: Active high and active low polarity OE options available. Active high uses internal pull-up. Active low uses internal pull-down. See ordering information on page 13.

Table 2. Vc Control Voltage Input

 V_{DD} = 2.5 or 3.3 V ±10%, T_A = –40 to +85 $^{\rm o}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Control Voltage Range	V _C		0.1 x V _{DD}	V _{DD} /2	0.9 x V _{DD}	V
Control Voltage Tuning Slope (10 to 90% V _{DD})	Kv	Positive slope, ordering option	60, 90, 120, 150			ppm/V
Kv Variation	Kv_var		_	_	±10	%
Control Voltage Linearity	L _{VC}	BSL	-5	±1	+5	%
Modulation Bandwidth	BW		_	10	_	kHz
Vc Input Impedance	Z _{VC}		_	100	_	kΩ

Table 3. Output Clock Frequency Characteristics

 V_{DD} = 2.5 or 3.3 V ±10%, T_A = –40 to +85 $^{\rm o}$ C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency	F _O	CMOS, Dual CMOS	0.1	_	212.5	MHz
	F _O	LVDS/LVPECL/HCSL	0.1	_	250	MHz
Temperature Stability	S _T	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-20	_	+20	ppm
Aging	А	Frequency drift over 10 year life	_	_	±8.5	ppm
Minimum Absolute Pull Range	APR	Ordering option	±30, ±50,±80, ±100		ppm	
Startup Time	T _{SU}	Minimum V_{DD} to output frequency (F_O) within specification	_	_	10	ms
Disable Time	T _D	F _O ≥ 10 MHz	_	_	5	μs
		F _O < 10 MHz			40	μs
Enable Time	T _E	F _O ≥ 10 MHz	_	_	20	μs
		F _O < 10 MHz			60	μs

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • August 27, 2021

5

Table 4. Output Clock Levels and Symmetry

 V_{DD} = 2.5 or 3.3 V ±10%, T_A = –40 to +85 $^{\circ}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
CMOS Output Logic High	V _{OH}		0.85 x V _{DD}	_	_	V
CMOS Output Logic Low	V _{OL}		_	_	0.15 x V _{DD}	V
CMOS Output Logic High		3.3 V	-8	_	_	mA
Drive	I _{OH}	2.5 V	-6	_	_	mA
CMOS Output Logic Low	L	3.3 V	8	_	_	mA
Drive	l _{OL}	2.5 V	6	_	_	mA
CMOS Output Rise/Fall Time (20 to 80% V _{DD})	т /т	0.1 to 125 MHz, C _L = 15 pF	_	0.8	1.2	ns
	T _R /T _F	0.1 to 212.5 MHz, C _L = no load	_	0.6	0.9	ns
LVPECL/HCSL Output Rise/Fall Time (20 to 80% V _{DD})	T _R /T _F		_	_	565	ps
LVDS Output Rise/Fall Time (20 to 80% V _{DD})	T _R /T _F		_	_	800	ps
LVPECL Output Common Mode	V _{OC}	50Ω to V _{DD} – 2 V, single-ended	_	V _{DD} – 1.4 V	_	V
LVPECL Output Swing	Vo	50 Ω to V_{DD} – 2 V, single-ended	0.55	0.8	0.90	V _{PPSE}
LVDS Output Common Mode	V _{OC}	100 Ω line-line, V _{DD} = 3.3/2.5 V	1.13	1.23	1.33	V
LVDS Output Swing	Vo	Single-ended 100 Ω differential termination	0.25	0.38	0.42	V_{PPSE}
HCSL Output Common Mode	V _{OC}	50 Ω to ground	0.35	0.38	0.42	V
HCSL Output Swing	V _O	Single-ended	0.58	0.73	0.85	V _{PPSE}
Duty Cycle	DC		48	50	52	%

Table 5. Output Clock Jitter and Phase Noise (LVPECL)

 V_{DD} = 2.5 or 3.3 V ±10%, T_A = –40 to +85 $^{\rm o}$ C; Output Format = LVPECL

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	J _{PRMS}	10 k samples ¹	_		1.3	ps
Period Jitter (PK-PK)	J _{PPKPK}	10 k samples ¹	_	_	11	ps
Phase Jitter (RMS)	φJ	12 kHz to 20 MHz ² (brickwall)	_	0.9	1.3	ps
	φυ	1.875 MHz to 20 MHz ² (brickwall)	_	0.25	0.5	ps
Phase Noise, 155.52 MHz		100 Hz offset	_	-71	_	dBc/Hz
	φN	1 kHz offset	_	-93	_	dBc/Hz
		10 kHz offset	_	-113	_	dBc/Hz
		100 kHz offset	_	-124	_	dBc/Hz
		1 MHz offset	_	-136	_	dBc/Hz
Additive RMS Jitter Due to		100 kHz sinusoidal noise	_	4.0	_	ps
External Power Supply Noise ³	1	200 kHz sinusoidal noise	_	3.5	_	ps
	J _{PSRR}	500 kHz sinusoidal noise	_	3.5	_	ps
		1 MHz sinusoidal noise	_	3.5	_	ps
Spurious Performance	SPR	F _O = 156.25 MHz, Offset > 10 kHz		–75		dBc

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- 3. 156.25 MHz. Increase in jitter on output clock due to spurs introduced by sinewave noise added to VDD (100 mV_{PP}).

Table 6. Output Clock Jitter and Phase Noise (LVDS)

 V_{DD} = 1.8 V ±5%, 2.5 or 3.3 V ±10%, T_A = –40 to +85 o C; Output Format = LVDS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples ¹	_	_	2.1	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples ¹	_	_	18	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth ² (brickwall)		0.25	0.55	ps
		12 kHz to 20 MHz integration bandwidth ² (brickwall)	_	0.8	1.1	ps
Phase Noise, 156.25 MHz	φΝ	100 Hz	_	-72	_	dBc/Hz
156.25 WHZ		1 kHz	_	-93	_	dBc/Hz
		10 kHz	_	-114	_	dBc/Hz
		100 kHz	_	-123	_	dBc/Hz
		1 MHz	_	-136	_	dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	- 75	_	dBc

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.

Table 7. Output Clock Jitter and Phase Noise (HCSL)

 V_{DD} = 1.8 V ±5%, 2.5 or 3.3 V ±10%, T_A = –40 to +85 o C; Output Format = HCSL

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples [*]	_	_	1.2	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples [*]	_	_	11	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth*(brickwall)	_	0.25	0.30	ps
		12 kHz to 20 MHz integration bandwidth* (brickwall)		0.8	1.0	ps
Phase Noise, 156.25 MHz	φΝ	100 Hz	_	-75	_	dBc/Hz
130.23 MHZ		1 kHz	_	-98	_	dBc/Hz
		10 kHz	_	-117	_	dBc/Hz
		100 kHz	_	-127	_	dBc/Hz
		1 MHz	_	-136	_	dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	-75	_	dBc
*Note: Applies to ar	n output freque	ency of 100 MHz.		,		

⁸ Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • August 27, 2021

Table 8. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS)

 V_{DD} = 1.8 V ±5%, 2.5 or 3.3 V ±10%, T_A = –40 to +85 ^{o}C ; Output Format = CMOS, Dual CMOS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Phase Jitter (RMS)	φЈ	1.875 MHz to 20 MHz integration bandwidth ² (brickwall)	_	0.25	0.35	ps
		12 kHz to 20 MHz integration band- width ² (brickwall)	_	0.8	1.1	ps
Phase Noise, φN 156.25 MHz	φN	100 Hz	_	-71	_	dBc/Hz
		1 kHz	_	-93	_	dBc/Hz
		10 kHz	_	-113	_	dBc/Hz
		100 kHz	_	-123	_	dBc/Hz
		1 MHz	_	-136	_	dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	- 75	_	dBc

Notes:

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.
- 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.

Table 9. Environmental Compliance and Package Information

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Contact Pads	Gold over Nickel

Table 10. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
CLCC, Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air	110	°C/W
2.5x3.2mm, Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air	164	°C/W

Table 11. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T _{AMAX}	85	°C
Storage Temperature	T _S	-55 to +125	°C
Supply Voltage	V _{DD}	-0.5 to +3.8	V
Input Voltage (any input pin)	V _I	-0.5 to V _{DD} + 0.3	V
ESD Sensitivity (HBM, per JESD22-A114)	НВМ	2	kV
Soldering Temperature (Pb-free profile) ²	T _{PEAK}	260	°C
Soldering Temperature Time at T _{PEAK} (Pb-free profile) ²	T _P	20–40	sec

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020E.

2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages

Reflow of Skyworks Solutions' components should be done in a manner consistent with the IPC/JEDEC J-STD-20E standard. The temperature of the package is not to exceed the classification Temperature provided in the standard.

The part should not be within -5°C of the classification or peak reflow temperature (T_{PEAK}) for longer than 30 seconds. Key to maintaining the integrity of the component is providing uniform heating and cooling of the part during reflow and rework. Uniform heating is achieved through having a preheat soak and controlling the temperature ramps in the process.

J-STD-20E provides minimum and maximum temperatures and times for the preheat/Soak step that need to be followed, even for rework. The entire assembly area should be heated during rework. Hot air should be flowed from both the bottom of the board and the top of the component. Heating from the top only will cause un-even heating of component and can lead to part integrity issues.

Temperature Ramp-up rate are not to exceed 3°C/second. Temperature ramp-down rates from peak to final temperature are not to exceed 6°C/second. Time from 25°C to peak temperature is not to exceed 8 min for Pb-free solders.

3. Pin Descriptions




Table 12. Si515 Pin Descriptions (CMOS)

Pin	Name	CMOS Function
1	V _C	Control Voltage Input.
2	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK	Clock Output.
5	NC	No connect. Make no external connection to this pin.
6	V _{DD}	Power Supply Voltage.

Table 13. Si515 Pin Descriptions (LVPECL/LVDS/HCSL/Dual CMOS)

Pin	Name	LVPECL/LVDS/HCSL/Dual CMOS Function
1	V _C	Control Voltage Input.
2	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK+	Clock Output.
5	CLK-	Complementary Clock Output.
6	V _{DD}	Power Supply Voltage.

3.1. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase output signals. This feature enables replacement of multiple VCXOs with a single Si515 device.




Figure 1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

4. Ordering Information

The Si515 supports a variety of options including frequency, stability, tuning slope, output format, and V_{DD} . Specific device configurations are programmed into the Si515 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Skyworks Solutions provides a web browser-based part number configuration utility to simplify this process. Refer to www.skyworksinc.com/products/timing-oscillators and click "Customize" in the product table. The Si515 VCXO series is supplied in industry-standard, RoHS compliant, lead-free, 2.5 x 3.2 mm, 3.2 x 5.0 mm, and 5 x 7 mm packages. Tape and reel packaging is an ordering option.




Figure 2. Part Number Convention

Example ordering part number: 515BBB212M500BAGR.

The series prefix, 515, indicates the device is a single frequency VCXO.

The 1st option code B specifies the output format is LVDS and powered from a 3.3 V supply. The stability and APR code B indicates a temperature stability of ±20 ppm with a tuning slope of ±120 ppm/V. The 3rd option code B specifies the OE pin is active low.

The frequency code is 212M500. Per this convention, and as indicated by the part number lookup utility at www.skyworksinc.com/en/application-pages/timing-lookup-customize, the output frequency is 212.5 MHz. The package code B refers to the 3.2 x 5 mm footprint with six pins. The last A refers to the product revision, G indicates the temperature range (–40 to +85 °C), and R specifies the device ships in tape and reel format.

Note: CMOS and Dual CMOS maximum frequency is 212.5 MHz.

5. Package Outline Diagram: 5 x 7 mm, 6-pin

Figure 3 illustrates the package details for the Si515. Table 14 lists the values for the dimensions shown in the illustration.




Figure 3. Si515 Outline Diagram

Table 14. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
Α	1.50	1.65	1.80
b	1.30	1.40	1.50
С	0.50	0.60	0.70
D		5.00 BSC.	
D1	4.30	4.40	4.50
е	2.54 BSC.		
E	7.00 BSC.		
E1	6.10	6.20	6.30
Н	0.55	0.65	0.75
L	1.17	1.27	1.37
L1	0.05	0.10	0.15
р	1.80	_	2.60
R	0.7 REF.		
aaa	0.15		
bbb	0.15		
ccc	0.10		
ddd	0.10		
eee	0.05		
Notes:			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

6. PCB Land Pattern: 5 x 7 mm, 6-pin

Figure 4 illustrates the 5 x 7 mm PCB land pattern for the Si515. Table 15 lists the values for the dimensions shown in the illustration.




Figure 4. Si515 PCB Land Pattern

Table 15. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	4.20
E	5.08
X1	1.55
Y1	1.95

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin

Figure 5 illustrates the package details for the 3.2 x 5 mm Si515. Table 16 lists the values for the dimensions shown in the illustration.




Figure 5. Si515 Outline Diagram

Table 16. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
Α	1.06	1.17	1.33
b	0.54	0.64	0.74
С	0.35	0.45	0.55
D	3.20 BSC		
D1	2.55	2.60	2.65
е	1.27 BSC		
E	5.00 BSC		
E1	4.35	4.40	4.45
Н	0.45	0.55	0.65
L	0.80	0.90	1.00
L1	0.05	0.10	0.15
р	1.17	1.27	1.37
R	0.32 REF		
aaa	0.15		
bbb	0.15		
ccc	0.10		
ddd	0.10		
eee	0.05		
Notoci			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

8. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin

Figure 6 illustrates the recommended 3.2 x 5 mm PCB land pattern for the Si515. Table 17 lists the values for the dimensions shown in the illustration.




Figure 6. Si515 PCB Land Pattern

Table 17. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	2.60
E	1.27
X1	0.80
Y1	1.70

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin

Figure 7 illustrates the package details for the $2.5 \times 3.2 \text{ mm}$ Si515. Table 18 lists the values for the dimensions shown in the illustration.




Figure 7. Si515 Outline Diagram

Table 18. Package Diagram Dimensions (mm)

Min	Nom	Max
_	_	1.1
0.26 REF		
0.7 REF		
0.65	0.7	0.75
3.20 BSC		
1.25 BSC		
2.50 BSC		
0.30 BSC		
0.45 0.5 0.55		
2.5 BSC		
1.65 BSC		
0.825 BSC		
0.1		
0.2		
0.08		
	0.65	0.26 REF 0.7 REF 0.65 0.7 3.20 BSC 1.25 BSC 2.50 BSC 0.30 BSC 0.45 0.5 2.5 BSC 1.65 BSC 0.825 BSC 0.1 0.2

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

10. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin

Figure 8 illustrates the 2.5 x 3.2 mm PCB land pattern for the Si515. Table 19 lists the values for the dimensions shown in the illustration.




Figure 8. Si515 Recommended PCB Land Pattern

Table 19. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	1.9
E	2.50
X1	0.70
Y1	1.05

Notes:

General

- **3.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- 4. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.


Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Top Marking

Use the part number configuration utility: www.skyworksinc.com/en/application-pages/timing-lookup-customize to cross-reference the mark code to a specific device configuration.

11.1. Si515 Top Marking



11.2. Top Marking Explanation

Mark Method:	Laser		
Line 1 Marking:	5 = Si515 CCCCC = Mark Code		
Line 2 Marking:	TTTTTT = Assembly Manufacturing Code TTTTTT		
Line 3 Marking:	Pin 1 indicator.	Circle with 0.5 mm diameter; left-justified	
	YY = Year. WW = Work week. Characters correspond to the year and work week of package assembly.	YYWW	

23

REVISION HISTORY

Revision 1.2

June, 2018

■ Changed "Trays" to "Coil Tape" in Ordering Guide.

Revision 1.1

December, 2017

■ Added 2.5 x 3.2 mm package.

Revision 1.0

- Updated Table 1 on page 3.
 - Updates to supply current typical and maximum values for CMOS, LVDS, LVPECL and HCSL.
 - CMOS frequency test condition corrected to 100 MHz.
 - Updates to OE VIH minimum and VIL maximum values.
- Updated Table 3 on page 4.
 - Dual CMOS nominal frequency maximum added.
 - Disable time maximum values updated.
 - · Enable time parameter added.
- Updated Table 4 on page 5.
 - CMOS output rise / fall time typical and maximum values updated.
 - LVPECL/HCSL output rise / fall time maximum value updated.
 - LVPECL output swing maximum value updated.
 - LVDS output common mode typical and maximum values updated.
 - HCSL output swing maximum value updated.
 - Duty cycle minimum and maximum values tightened to 48/52%.
- Updated Table 5 on page 6.
 - Phase jitter test condition, typical and maximum value updated.
 - · Phase noise typical values updated.
 - Additive RMS jitter due to external power supply noise typical values updated.
- Added Tables 6, 7, 8 for LVDS, HCSL, CMOS and Dual CMOS operations.
- Added note to Figure 2 clarifying CMOS and Dual CMOS maximum frequency.
- Updated Figure 5 outline diagram to correct pinout.
- Updated "11. Top Marking" section and moved to page 22.









www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for VCXO Oscillators category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below:

3808AI-DF-33NG-80.0000 SIT3808AI-CF-33EM-50.000000X 603281 YNETHE125 FRSONT019 SiT3701AC-43-33C-10.00000X
315LB3I1250T CVSS-945-125.000 VX-501-0245-160M0 CVHD-957-24.576 CVHD-950-122.880 CVHD-950-80.000 CVHD-950X-100.000
CVPD-920-100.000 ASG-P-V-A-1.000GHZ ECXV-P37C2M-640.000 CVHD-957-22.57920 ECXV-P37C2N-155.520 ECXV-P37C2N56.000 ECXV-P37C2N-184.320 ECXV-P37C2N-155.000 ECXV-P35C2N-155.520 LFVCXO067515Bulk ASG-D-V-A-1.000GHZ ASG-D-V-A-491.520MHz CVHD-950-74.25 CVPD-920-74.25 ABLNO-V-92.160MHZ ABLNO-V-120.000MHZ ABLNO-V-80.000MHZ ABLJO-V-100.000MHz ABLJO-V-120.000MHZ ABLJO-V-160.000MHz ABLJO-V-160.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLNO-V-100.000MHz ABLNO-V-100.000MHZ ABLNO-V-100.000MHZ ABLNO-V-100.000MHZ ABLNO-V-96.000MHZ ABLNO-V-104.000MHZ ABLNO-V-125.000MHZ ABLNO-V-155.520MHZ ABLNO-V-96.000MHZ ABLNO-V-1055.520MHZ ABLNO-V-1055.520MHZ ABLNO-V-1055.520MHZ