

# QUAD FREQUENCY CRYSTAL OSCILLATOR (XO) (10 MHz to 1.4 GHz)

#### Features


- Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz
- Four selectable output frequencies
- 3rd generation DSPLL<sup>®</sup> with superior jitter performance
- 3x better frequency stability than SAW-based oscillators
- Applications
- SONET/SDH
- Networking
- SD/HD video

#### Description

- Internal fixed crystal frequency ensures high reliability and low aging
   Available CMOS, LVPECL.
- LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm
- package and pinout
- Pb-free/RoHS-compliant
- Test and measurement
- Clock and data recovery
- FPGA/ASIC clock generation

The Si534 quad frequency XO utilizes Silicon Laboratories' advanced DSPLL<sup>®</sup> circuitry to provide a low jitter clock at high frequencies. The Si534 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is required for each output frequency, the Si534 uses one fixed crystal to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si534 IC-based XO is factory configurable for a wide variety of user specifications including frequency, supply voltage, output format, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating long lead times associated with custom oscillators.


## Functional Block Diagram





Si534

**REVISION D** 



## **1. Electrical Specifications**

## **Table 1. Recommended Operating Conditions**

V <sub>DD</sub>	3.3 V option 2.5 V option 1.8 V option Output enabled LVPECL	2.97 2.25 1.71 —	3.3 2.5 1.8	3.63 2.75 1.89	V V V
I <sub>DD</sub>	1.8 V option Output enabled LVPECL		1.8	1.89	
I <sub>DD</sub>	Output enabled LVPECL	1.71			V
I <sub>DD</sub>	LVPECL		111	101	
	CML LVDS CMOS	  	111 99 90 81 60	121 108 98 88 75	mA
	V <sub>IH</sub>	0.75 x V <sub>DD</sub>		- 0.5	V
T <sub>A</sub>	۲L	-40	_	85	°C
	T <sub>A</sub>	Tristate mode V <sub>IH</sub> V <sub>IL</sub>	Tristate mode         —           V <sub>IH</sub> 0.75 x V <sub>DD</sub> V <sub>IL</sub> —	Tristate mode         —         60           V <sub>IH</sub> 0.75 x V <sub>DD</sub> —           V <sub>IL</sub> —         —	Tristate mode         —         60         75           V <sub>IH</sub> 0.75 x V <sub>DD</sub> —         —           V <sub>IL</sub> —         —         0.5

Notes

1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.

2. OE and FS[1:0] pins include a 17 k $\Omega$  pullup resistor to V\_DD.

## Table 2. CLK± Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Nominal Frequency <sup>1,2</sup>	f <sub>O</sub>	LVPECL/LVDS/CML	10		945	MHz
		CMOS	10		160	MHz
Initial Accuracy	f <sub>i</sub>	Measured at +25 °C at time of shipping	_	±1.5		ppm
Temperature Stability <sup>1,3</sup>			7 20 50		+7 +20 +50	ppm
Aging	£	Frequency drift over first year	_	_	±3	ppm
	f <sub>a</sub>	Frequency drift over 20-year life	—		±10	ppm
Total Stability		Temp stability = ±7 ppm		_	±20	ppm
		Temp stability = ±20 ppm			±31.5	ppm
		Temp stability = ±50 ppm	_		±61.5	ppm

Notes:

1. See Section 3. "Ordering Information" on page 7 for further details.

2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.

3. Selectable parameter specified by part number.

4. Time from powerup or tristate mode to f<sub>O</sub>.



 Table 2. CLK± Output Frequency Characteristics (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Powerup Time <sup>4</sup>	tosc			—	10	ms
Settling Time After FS[1:0] Change	t <sub>FRQ</sub>	Both FS[1] and FS[0] changing simultaneously	_		20	ms
<ol> <li>Notes:</li> <li>See Section 3. "Ordering Inform</li> <li>Specified at time of order by parameter specified</li> <li>Selectable parameter specified</li> </ol>	rt number.	Also available in frequencies from 97	0 to 1134	MHz and 1	213 to 14	17 MHz.

4. Time from powerup or tristate mode to  $f_0$ .

Table 3.	<b>CLK±</b>	Output	Levels	and S	ymmetry
					J

Parameter	Symbol	Test	Condition	Min	Тур	Мах	Units
LVPECL Output Option <sup>1</sup>	Vo	m	id-level	V <sub>DD</sub> – 1.42	—	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	SW	ing (diff)	1.1	_	1.9	V <sub>PP</sub>
	V <sub>SE</sub>	swing (s	swing (single-ended)		_	0.95	V <sub>PP</sub>
LVDS Output Option <sup>2</sup>	Vo	m	id-level	1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)		0.5	0.7	0.9	$V_{PP}$
CML Output Option <sup>2</sup>	V	2.5/3.3 V o	option mid-level	—	V <sub>DD</sub> – 1.30	—	V
	Vo	1.8 V op	1.8 V option mid-level		$V_{DD} - 0.36$		V
	V	2.5/3.3 V option swing (diff)		1.10	1.50	1.90	V <sub>PP</sub>
	V <sub>OD</sub>	1.8 V option swing (diff)		0.35	0.425	0.50	V <sub>PP</sub>
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>	I <sub>OH</sub>	I <sub>OH</sub> = 32 mA		_	V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub>	= 32 mA	—	_	0.4	V
Rise/Fall time (20/80%)	t <sub>R,</sub> t <sub>F</sub>	LVPEC	L/LVDS/CML	—	_	350	ps
		CMOS w	ith C <sub>L</sub> = 15 pF	—	1	_	ns
Symmetry (duty cycle)	SYM	LVPECL: (diff) LVDS: CMOS:	V <sub>DD</sub> – 1.3 V 1.25 V (diff) V <sub>DD</sub> /2	45		55	%

**2.**  $R_{term} = 100 \Omega$  (differential). **3.**  $C_L = 15 \text{ pF}$ 



## Table 4. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) <sup>1</sup>	фJ	12 kHz to 20 MHz (OC-48)	_	0.25	0.40	ps
for $F_{OUT} \ge 500 \text{ MHz}$		50 kHz to 80 MHz (OC-192)	_	0.26	0.37	ps
Phase Jitter (RMS) <sup>1</sup>	φJ	12 kHz to 20 MHz (OC-48)		0.36	0.50	ps
for F <sub>OUT</sub> of 125 to 500 MHz		50 kHz to 80 MHz (OC-192) <sup>2</sup>	_	0.34	0.42	ps
Phase Jitter (RMS)	φJ	12 kHz to 20 MHz (OC-48) <sup>2</sup>	_	0.62	_	ps
for F <sub>OUT</sub> of 10 to 160 MHz CMOS Output Only		50 kHz to 20 MHz <sup>2</sup>	_	0.61	—	ps
Notes:	•	•	-	•	•	

Notes:

**1.** Refer to AN256 for further information.

2. Max offset frequencies: 80 MHz for FOUT  $\geq$  250 MHz, 20 MHz for 50 MHz  $\leq$  FOUT <250 MHz,

2 MHz for 10 MHz <u><</u> FOUT <50 MHz.

## Table 5. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Period Jitter*	J <sub>PER</sub>	RMS	_	2	_	ps
		Peak-to-Peak	_	14	_	ps
*Note: Any output mode, including C	CMOS, LVPI	ECL, LVDS, CML. N = 1000 cycles.	Refer to AN	279 for furt	her informa	ation.

## Table 6. CLK± Output Phase Noise (Typical)

Offset Frequency (f)	120.00 MHz LVDS	156.25 MHz LVPECL	622.08 MHz LVPECL	Units
100 Hz	-112	-105	-97	
1 kHz	-122	-122	-107	
10 kHz	-132	-128	-116	
100 kHz	-137	-135	-121	dBc/Hz
1 MHz	-144	-144	-134	
10 MHz	-150	-147	-146	
100 MHz	n/a	n/a	-148	



## **Table 7. Environmental Compliance**

The Si534 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross & Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD_020, MSL1
Contact Pads	Gold over Nickel

#### Table 8. Thermal Characteristics

(Typical values TA = 25 °C,  $V_{DD}$  = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient $\theta_{JA}$		Still Air	—	84.6	_	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	—	38.8	_	°C/W
Ambient Temperature	Τ <sub>Α</sub>		-40	_	85	°C
Junction Temperature	Τ <sub>J</sub>		_	_	125	°C

## Table 9. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Units
Maximum Operating Temperature	T <sub>AMAX</sub>	85	٥C
Supply Voltage, 1.8 V Option	V <sub>DD</sub>	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage (any input pin)	VI	-0.5 to V <sub>DD</sub> + 0.3	V
Storage Temperature	Τ <sub>S</sub>	-55 to +125	٥C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2000	V
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	٥C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	20–40	seconds


Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.



# 2. Pin Descriptions




## Table 10. Pin Descriptions

Pin	Symbol	LVDS/LVPECL/CML Function	CMOS Function					
1	NC	No connection	No connection					
2	OE*	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled					
3	GND	Electrical and Case Ground	Electrical and Case Ground					
4	CLK+	Oscillator Output	Oscillator Output					
5	CLK–	Complementary Output	No connection					
6	V <sub>DD</sub>	Power Supply Voltage	Power Supply Voltage					
7	FS[1]*	Frequency Select MSB	Frequency Select MSB					
8	FS[0]*	Frequency Select LSB	Frequency Select LSB					
*Note	*Note: FS[1:0] and OE include a 17 kΩ pullup resistor to V <sub>DD</sub> . See Section 3. "Ordering Information" on page 7 for details on frequency value ordering.							



## 3. Ordering Information

The Si534 XO supports a variety of options including frequency, temperature stability, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si534 at time of shipment. Configurations can be specified using the Part Number Configuration chart below. Silicon Laboratories provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si534 is supplied in an industry-standard, RoHS compliant, 6-pad, 5 x 7 mm package.




Example Part Number: 534AB000108DGR is a 5 x 7 mm quad XO in a 8 pad package. Since the six digit code (000108) is > 000100, f0 is 644.53125 MHz (lower frequency) and f1 is 693.48299 (higher frequency), with a 3.3 V supply, LVPECL output, and Output Enable active high polarity. Temperature stability is specified as  $\pm 20$  ppm. The part is specified for a -40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.


#### Figure 1. Part Number Convention



## 4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si534. Table 11 lists the values for the dimensions shown in the illustration.





## Table 11. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
А	1.50	1.65	1.80
b	1.30	1.40	1.50
b1	0.90	1.00	1.10
С	0.50	0.60	0.70
c1	0.30		0.60
D	5.00 BSC		
D1	4.30	4.40	4.50
е	2.54 BSC		
Е	7.00 BSC		
E1	6.10	6.20	6.30
Н	0.55	0.65	0.75
L	1.17	1.27	1.37
L1	1.07	1.17	1.27
р	1.80	—	2.60
R	0.70 REF		
aaa		—	0.15
bbb	—	—	0.15
CCC		—	0.10
ddd		—	0.10
eee		—	0.05
		meters (mm) unless o er ANSI Y14.5M-1994	



## 5. Si534 Mark Specification

Figure 3 illustrates the mark specification for the Si534. Table 12 lists the line information.




Figure 3. Mark Specification


Table 12. Si53x Top Mark Description

Line	Position	Description	
1	1–10	"SiLabs 534"	
2	1–10	Si530, Si531: Option1 + Option2 + Freq(7) + Temp Si532, Si533, Si534, Si530/Si531 w/ 8-digit resolution: Option1 + Option2 + ConfigNum(6) + Temp	
3	Trace Code		
	Position 1	Pin 1 orientation mark (dot)         Product Revision (D)         Tiny Trace Code (4 alphanumeric characters per assembly release instructions)	
	Position 2		
	Position 3–6		
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	
	Position 10	"+" to indicate Pb-Free and RoHS-compliant	



## 6. 8-Pin PCB Land Pattern

Figure 4 illustrates the 8-pin PCB land pattern for the Si554. Table 13 lists the values for the dimensions shown in the illustration.





#### Table 13. PCB Land Pattern Dimensions (mm)

Dimension	Min	Max	
D2	5.08 REF		
D3	5.705 REF		
е	2.54 BSC		
E2	4.20 REF		
GD	0.84	0.84 —	
GE	2.00	2.00 —	
VD	8.20 REF		
VE	7.30 REF		
X1	1.70 TYP		
X2	1.545 TYP		
Y1	2.15 REF		
Y2	1.3 REF		
ZD	—	6.78	
ZE	—	6.30	

#### Note:

- **1.** Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design follows IPC-7351 guidelines.
- **3.** All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).



# DOCUMENT CHANGE LIST

## **Revision 1.0 to Revision 1.1**

- Updated Table 1, "Recommended Operating Conditions," on page 2.
  - Device maintains stable operation over -40 to +85 °C operating temperature range.
  - Supply current specifications updated for revision D.
- Updated Table 2, "CLK± Output Frequency Characteristics," on page 2.
  - Added specification for ±20 ppm lifetime stability (±7 ppm temperature stability) XO.
- Updated Table 3, "CLK± Output Levels and Symmetry," on page 3.
  - Updated LVDS differential peak-peak swing specifications.
- Updated Table 4, "CLK± Output Phase Jitter," on page 4.
- Updated Table 5, "CLK± Output Period Jitter," on page 4.
  - Revised period jitter specifications.
- Updated Table 9, "Absolute Maximum Ratings<sup>1</sup>," on page 5 to reflect the soldering temperature time at 260 °C is 20–40 sec per JEDEC J-STD-020C.
- Updated 3. "Ordering Information" on page 7.
   Changed ordering instructions to revision D.
- Added 5. "Si534 Mark Specification" on page 9.

## **Revision 1.1 to Revision 1.2**

- Updated 2.5 V/3.3 V and 1.8 V CML output level specifications for Table 3 on page 3.
- Added footnotes clarifying max offset frequency test conditions for Table 4 on page 4.
- Removed the words "Differential Modes: LVPECL/LVDS/CML" in the footnote referring to AN256 in Table 4 on page 4.
- Added CMOS phase jitter specs to Table 4 on page 4.
- Updated ESD HBM sensitivity rating in Table 9 on page 5.
- Updated Table 7 on page 5 to include the "Moisture Sensitivity Level" and "Contact Pads" rows.
- Revised Figure 2 on page 8 to reflect current package outline diagram.
- Updated Figure 3 and Table 12 on page 9 to reflect specific marking information. Previously, Figure 3 was generic.

## **Revision 1.2 to Revision 1.3**

 Added Table 8, "Thermal Characteristics," on page 5.



## **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Standard Clock Oscillators category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below :

EP1400SJTSC-125.000M 601137 601252 CSX750FBC-24.000M-UT CSX750FBC-33.333M-UT CSX750FCC-3.6864M-UT F335-12 F335-25 F535L-50 DSC506-03FM2 ASA-20.000MHZ-L-T ASA-25.000MHZ-L-T ASA-27.000MHZ-L-T ASV-20.000MHZ-LR-T ECS-2018-160-BN-TR EL13C7-H2F-125.00M MXO45HS-2C-66.6666MHZ NBXDBB017LN1TAG NBXHBA019LN1TAG SiT1602BI-22-33E-50.000000E SIT8003AC-11-33S-2.04800X SiT8256AC-23-33E-156.250000X SIT8918AA-11-33S-50.000000G SM4420TEV-40.0M-T1K SMA4306-TL-H F335-24 F335-40 F335-50 F535L-10 F535L-12 F535L-16 F535L-24 F535L-27 F535L-48 CSX750FBC-20.000M-UT CSX-750FBC33333000T CSX750FBC-4.000M-UT CSX750FBC-7.3728M-UT CSX750FBC-8.000M-UT CSX-750FCC14745600T CSX750FCC-16.000M-UT CSX-750FCC4000000T CSX750FCC-4.000M-UT ASA-22.000MHZ-L-T ASA-26.000MHZ-L-T ASA-40.000MHZ-L-T ASA-48.000MHZ-L-T ASA-60.000MHZ-L-T ASF1-3.686MHZ-N-K-S XLH735025.000JU4I8