Si570/Si571
SILICDN LABS

## 10 MHz to $1.4 \mathrm{GHz} \mathrm{I}^{2} \mathrm{C}$ Programmable XO/VCXO

## Features

- Any programmable output frequencies from 10 to 945 MHz and select frequencies to 1.4 GHz
- $\mathrm{I}^{2} \mathrm{C}$ serial interface
- 3rd generation DSPLL ${ }^{\circledR}$ with superior jitter performance
- $3 x$ better frequency stability than SAW-based oscillators
- Internal fixed crystal frequency ensures high reliability and low aging
- Available LVPECL, CMOS, LVDS, and CML outputs
- Industry-standard $5 \times 7 \mathrm{~mm}$ package
- Pb-free/RoHS-compliant

■ 1.8, 2.5 , or 3.3 V supply

## Applications

- SONET/SDH
- Low-jitter clock generation
- xDSL
- Optical modules
- 10 GbE LAN/WAN
- Clock and data recovery


## Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories' advanced DSPLL ${ }^{\circledR}$ circuitry to provide a low-jitter clock at any frequency. The $\mathrm{Si} 570 / \mathrm{Si} 571$ are user-programmable to any output frequency from 10 to 945 MHz and select frequencies to 1400 MHz with <1 ppb resolution. The device is programmed via an $I^{2} \mathrm{C}$ serial interface. Unlike traditional XO/VCXOs where a different crystal is required for each output frequency, the Si57x uses one fixedfrequency crystal and a DSPLL clock synthesis IC to provide any-frequency operation. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments typically found in communication systems.

## Functional Block Diagram




Si570/Si571

## Table of Contents

Section Page

1. Detailed Block Diagrams ..... 4
2. Electrical Specifications ..... 5
3. Functional Description ..... 14
3.1. Programming a New Output Frequency ..... 14
3.2. $I^{2} \mathrm{C}$ Interface ..... 17
4. Serial Port Registers ..... 18
5. Si570 (XO) Pin Descriptions ..... 25
6. Si571 (VCXO) Pin Descriptions ..... 26
7. Ordering Information ..... 27
8. Si57x Mark Specification ..... 28
9. Outline Diagram and Suggested Pad Layout ..... 29
10. 8-Pin PCB Land Pattern ..... 30
Document Change List ..... 31
Contact Information ..... 32

## Si570/Si571

## 1. Detailed Block Diagrams



Figure 1. Si570 Detailed Block Diagram


Figure 2. Si571 Detailed Block Diagram

## 2. Electrical Specifications

Table 1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage ${ }^{1}$ | $V_{\text {DD }}$ | 3.3 V option | 2.97 | 3.3 | 3.63 | V |
|  |  | 2.5 V option | 2.25 | 2.5 | 2.75 |  |
|  |  | 1.8 V option | 1.71 | 1.8 | 1.89 |  |
| Supply Current | $\mathrm{I}_{\text {DD }}$ | Output enabled <br> LVPECL | - | 120 | 130 | mA |
|  |  | CML | - | 108 | 117 |  |
|  |  | LVDS | - | 99 | $108$ |  |
|  |  | CMOS | - | 90 | 98 |  |
|  |  | TriState mode | - | 60 | 75 |  |
| $\begin{aligned} & \text { Output Enable (OE) }{ }^{2} \text {, } \\ & \text { Serial Data (SDA), } \\ & \text { Serial Clock (SCL) } \end{aligned}$ |  | $\mathrm{V}_{\mathrm{IH}}$ | $0.75 \times V_{\text {DD }}$ | - | - | V |
|  |  | $\mathrm{V}_{\text {IL }}$ | - | - | 0.5 |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ |  | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Notes: <br> 1. Selectable parameter specified by part number. See Section "7. Ordering Information" on page 27 for further details. <br> 2. OE pin includes a $17 \mathrm{k} \Omega$ pullup resistor to $V_{D D}$. See "7.Ordering Information". |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

Table 2. $\mathrm{V}_{\mathrm{C}}$ Control Voltage Input

| Parameter | Symbol | Test Condition | Min | Tур | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Voltage Tuning Slope ${ }^{1,2,3}$ | $\mathrm{K}_{\mathrm{V}}$ | $\mathrm{V}_{\mathrm{C}} 10$ to $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ | - | $\begin{gathered} \hline 33 \\ 45 \\ 90 \\ 135 \\ 180 \\ 356 \end{gathered}$ | - | ppm/V |
| Control Voltage Linearity ${ }^{4}$ | $\mathrm{L}_{\mathrm{Vc}}$ | BSL | -5 | $\pm 1$ | +5 | \% |
|  |  | Incremental | -10 | $\pm 5$ | +10 |  |
| Modulation Bandwidth | BW |  | 9.3 | 10.0 | 10.7 | kHz |
| $\mathrm{V}_{\mathrm{C}}$ Input Impedance | $\mathrm{Z}_{\mathrm{Vc}}$ |  | 500 | - | - | $\mathrm{k} \Omega$ |
| Nominal Control Voltage | $\mathrm{V}_{\text {CNOM }}$ | @ $\mathrm{f}_{\mathrm{O}}$ | - | $\mathrm{V}_{\mathrm{DD}} / 2$ | - | V |
| Control Voltage Tuning Range | $\mathrm{V}_{\mathrm{C}}$ |  | 0 |  | $\mathrm{V}_{\text {DD }}$ | V |
| Notes: <br> 1. Positive slope; selectable option by part number. See "7. Ordering Information" on page 27. <br> 2. For best jitter and phase noise performance, always choose the smallest $K_{V}$ that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope ( $\mathrm{K}_{\mathrm{V}}$ ), Stability, and Absolute Pull Range (APR)" for more information. <br> 3. $K_{V}$ variation is $\pm 10 \%$ of typical values. <br> 4. $B S L$ determined from deviation from best straight line fit with $V_{C}$ ranging from 10 to $90 \%$ of $V_{D D}$. Incremental slope is determined with $\mathrm{V}_{\mathrm{C}}$ ranging from 10 to $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$. |  |  |  |  |  |  |

## Si570/Si571

Table 3. CLK $\pm$ Output Frequency Characteristics

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Frequency Range ${ }^{1,2,3}$ | $\mathrm{f}_{\mathrm{O}}$ | LVPECL/LVDS/CML | 10 | - | 1417.5 | MHz |
|  |  | CMOS | 10 | - | 160 |  |
| Temperature Stability ${ }^{1,4}$ |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ | $\begin{gathered} \hline-7 \\ -20 \\ -50 \\ -100 \end{gathered}$ | - <br> - <br> - | $\begin{gathered} 7 \\ +20 \\ +50 \\ +100 \end{gathered}$ | ppm |
| Initial Accuracy |  |  | - | 1.5 | - | ppm |
| Aging | $\mathrm{f}_{\mathrm{a}}$ | Frequency drift over first year | - | - | $\pm 3$ | ppm |
|  |  | Frequency drift over 20-year life | - | - | $\pm 10$ | ppm |
| Total Stability |  | Temp stability $= \pm 7 \mathrm{ppm}$ | - | - | $\pm 20$ | ppm |
|  |  | Temp stability $= \pm 20 \mathrm{ppm}$ | - | - | $\pm 31.5$ | ppm |
|  |  | Temp stability $= \pm 50 \mathrm{ppm}$ | - | - | $\pm 61.5$ | ppm |
| Absolute Pull Range ${ }^{1,4}$ | APR |  | $\pm 12$ | - | $\pm 375$ | ppm |
| Power up Time ${ }^{5}$ | tosc |  | - | - | 10 | ms |

Notes:

1. See Section "7. Ordering Information" on page 27 for further details.
2. Specified at time of order by part number. Three speed grades available:

Grade A covers 10 to 945 MHz , 970 to 1134 MHz , and 1213 to 1417.5 MHz .
Grade B covers 10 to 810 MHz .
Grade C covers 10 to 280 MHz .
3. Nominal output frequency set by $\mathrm{V}_{\mathrm{CNOM}}=1 / 2 \times \mathrm{V}_{\mathrm{DD}}$.
4. Selectable parameter specified by part number.
5. Time from power up or tristate mode to $\mathrm{f}_{\mathrm{O}}$.

Table 4. CLK $\pm$ Output Levels and Symmetry

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVPECL Output Option ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}$ | mid-level | $\mathrm{V}_{\mathrm{DD}}-1.42$ | - | $\mathrm{V}_{\mathrm{DD}}-1.25$ | V |
|  | $\mathrm{V}_{\mathrm{OD}}$ | swing (diff) | 1.1 | - | 1.9 | $\mathrm{V}_{\mathrm{PP}}$ |
|  | $\mathrm{V}_{\text {SE }}$ | swing (single-ended) | 0.55 | - | 0.95 | $\mathrm{V}_{\mathrm{PP}}$ |
| LVDS Output Option ${ }^{2}$ | $\mathrm{V}_{\mathrm{O}}$ | mid-level | 1.125 | 1.20 | 1.275 | V |
|  | $\mathrm{V}_{\mathrm{OD}}$ | swing (diff) | 0.5 | 0.7 | 0.9 | $V_{\text {PP }}$ |
| CML Output Option ${ }^{2}$ | $\mathrm{V}_{\mathrm{O}}$ | 2.5/3.3 V option mid-level | - | $\mathrm{V}_{\mathrm{DD}}-1.30$ | - | V |
|  |  | 1.8 V option mid-level | - | $\mathrm{V}_{\mathrm{DD}}-0.36$ | - | V |
|  | $\mathrm{V}_{\mathrm{OD}}$ | 2.5/3.3 V option swing (diff) | 1.10 | 1.50 | 1.90 | $\mathrm{V}_{\mathrm{PP}}$ |
|  |  | 1.8 V option swing (diff) | 0.35 | 0.425 | 0.50 | $\mathrm{V}_{\mathrm{PP}}$ |
| CMOS Output Option ${ }^{3}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=32 \mathrm{~mA}$ | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ | - | - | 0.4 | V |
| Rise/Fall time (20/80\%) | $\mathrm{t}_{\mathrm{R},} \mathrm{t}_{\mathrm{F}}$ | LVPECL/LVDS/CML | - | - | 350 | ps |
|  |  | CMOS with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | - | 1 | - | ns |
| Symmetry (duty cycle) | SYM | LVPECL: $\mathrm{V}_{\mathrm{DD}}-1.3 \mathrm{~V}$ (diff) <br> LVDS: 1.25 V (diff) <br> CMOS: $\mathrm{V}_{\mathrm{DD}} / 2$ | 45 | - | 55 | \% |

Notes:

1. $50 \Omega$ to $V_{D D}-2.0 \mathrm{~V}$.
2. $\mathrm{R}_{\text {term }}=100 \Omega$ (differential).
3. $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$

## Si570/Si571

Table 5. CLK $\pm$ Output Phase Jitter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter (RMS) ${ }^{1}$ for $\mathrm{F}_{\text {OUT }} \geq 500 \mathrm{MHz}$ | $\phi_{\mathrm{J}}$ | 12 kHz to 20 MHz (OC-48) | - | 0.25 | 0.40 | ps |
|  |  | 50 kHz to 80 MHz (OC-192) | - | 0.26 | 0.37 |  |
| Phase Jitter (RMS) ${ }^{1}$ for $\mathrm{F}_{\text {OUT }}$ of 125 to 500 MHz | $\phi_{J}$ | 12 kHz to 20 MHz (OC-48) | - | 0.36 | 0.50 | ps |
|  |  | 50 kHz to $80 \mathrm{MHz}(\mathrm{OC-192})^{2}$ | - | 0.34 | 0.42 |  |
| Phase Jitter (RMS) for $\mathrm{F}_{\text {OUT }}$ of 10 to 160 MHz CMOS Output Only | $\phi_{J}$ | 12 kHz to $20 \mathrm{MHz}(\mathrm{OC}-48)^{2}$ | - | 0.62 | - | ps |
|  |  | 50 kHz to $20 \mathrm{MHz}^{2}$ | - | 0.61 | - |  |

Notes:

1. Refer to AN256 for further information.
2. Max offset frequencies: 80 MHz for FOUT $\geq 250 \mathrm{MHz}, 20 \mathrm{MHz}$ for $50 \mathrm{MHz} \leq$ FOUT $<250 \mathrm{MHz}$, 2 MHz for $10 \mathrm{MHz} \leq$ FOUT $<50 \mathrm{MHz}$.

Table 6. CLK $\pm$ Output Phase Jitter (Si571)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter (RMS) ${ }^{1,2,3}$ for $\mathrm{F}_{\text {OUT }} \geq 500 \mathrm{MHz}$ | $\phi_{\mathrm{J}}$ | $\begin{array}{\|l} \hline \mathrm{Kv}=33 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \text { (OC-48) } \\ 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{array}$ | — | $\begin{aligned} & 0.26 \\ & 0.26 \end{aligned}$ | — | ps |
|  |  | $\begin{aligned} & \hline \mathrm{Kv}=45 \mathrm{ppm} / \mathrm{V} \\ & \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{aligned}$ | — | $\begin{aligned} & 0.27 \\ & 0.26 \end{aligned}$ | — |  |
|  |  | $\begin{aligned} & \text { Kv }=90 \mathrm{ppm} / \mathrm{V} \\ & \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{aligned}$ | — | $\begin{aligned} & 0.32 \\ & 0.26 \end{aligned}$ | — |  |
|  |  | $\begin{aligned} & \hline \mathrm{Kv}=135 \mathrm{ppm} / \mathrm{V} \\ & 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{aligned}$ | — | $\begin{aligned} & 0.40 \\ & 0.27 \end{aligned}$ | — |  |
|  |  | $\begin{array}{\|l} \hline \mathrm{Kv}=180 \mathrm{ppm} / \mathrm{V} \\ \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{array}$ | — | $\begin{aligned} & 0.49 \\ & 0.28 \end{aligned}$ | — |  |
|  |  | $\begin{array}{\|l} \mathrm{Kv}=356 \mathrm{ppm} / \mathrm{V} \\ \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \text { (OC-48) } \\ 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz} \text { (OC-192) } \end{array}$ | — | $\begin{aligned} & 0.87 \\ & 0.33 \end{aligned}$ | — |  |

## Notes:

1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest $K_{V}$ that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)" for more information.
3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
4. Single ended mode: CMOS. Refer to the following application notes for further information:
"AN255: Replacing 622 MHz VCSO Devices with the Si55x VCXO"
"AN256: Integrated Phase Noise"
"AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)"
5. Max offset frequencies: 80 MHz for $\mathrm{F}_{\text {OUt }} \geq 250 \mathrm{MHz}, 20 \mathrm{MHz}$ for $50 \mathrm{MHz} \leq \mathrm{F}_{\text {OUT }}<250 \mathrm{MHz}$, 2 MHz for $10 \mathrm{MHz} \leq \mathrm{F}_{\text {OUT }}<50 \mathrm{MHz}$.

Table 6. CLK $\pm$ Output Phase Jitter (Si571) (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter (RMS) ${ }^{2,4,5}$ for $\mathrm{F}_{\text {OUT }} 10$ to 160 MHz CMOS Output Only | $\phi_{\mathrm{J}}$ | $\begin{gathered} \mathrm{Kv}=33 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{gathered}$ | - | $\begin{aligned} & 0.63 \\ & 0.62 \end{aligned}$ | - | ps |
|  |  | $\begin{gathered} \hline \mathrm{Kv}=45 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{gathered}$ | — | $\begin{aligned} & 0.63 \\ & 0.62 \end{aligned}$ | — |  |
|  |  | $\begin{gathered} \hline \mathrm{Kv}=90 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{gathered}$ | — | $\begin{aligned} & 0.67 \\ & 0.66 \end{aligned}$ | — |  |
|  |  | $\begin{aligned} & \text { Kv }=135 \mathrm{ppm} / \mathrm{V} \\ & \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{aligned}$ | — | $\begin{aligned} & 0.74 \\ & 0.72 \end{aligned}$ | - |  |
|  |  | $\begin{gathered} \hline \mathrm{Kv}=180 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{gathered}$ | - | $\begin{gathered} 0.83 \\ 0.8 \end{gathered}$ | - |  |
|  |  | $\begin{gathered} \mathrm{Kv}=356 \mathrm{ppm} / \mathrm{V} \\ 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \end{gathered}$ | - | $\begin{gathered} 1.26 \\ 1.2 \end{gathered}$ | - |  |

## Notes:

1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest $K_{V}$ that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)" for more information.
3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
4. Single ended mode: CMOS. Refer to the following application notes for further information:
"AN255: Replacing 622 MHz VCSO Devices with the Si55x VCXO"
"AN256: Integrated Phase Noise"
"AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)"
5. Max offset frequencies: 80 MHz for $\mathrm{F}_{\text {OUT }} \geq 250 \mathrm{MHz}, 20 \mathrm{MHz}$ for $50 \mathrm{MHz} \leq \mathrm{F}_{\text {OUT }}<250 \mathrm{MHz}$, 2 MHz for $10 \mathrm{MHz} \leq \mathrm{F}_{\text {OUT }}<50 \mathrm{MHz}$.

Table 6. CLK $\pm$ Output Phase Jitter (Si571) (Continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Phase Jitter (RMS) }{ }^{1,2,3,5} \\ & \text { for Fout of } 125 \text { to } \\ & 500 \mathrm{MHz} \end{aligned}$ | $\phi_{\text {J }}$ | $\begin{array}{\|l} \hline \mathrm{Kv}=33 \mathrm{ppm} / \mathrm{V} \\ \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{array}$ | - | $\begin{aligned} & 0.37 \\ & 0.33 \end{aligned}$ | — | ps |
|  |  | $\begin{aligned} & \hline \mathrm{Kv}=45 \mathrm{ppm} / \mathrm{V} \\ & 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{aligned}$ | — | $\begin{aligned} & 0.37 \\ & 0.33 \end{aligned}$ | — |  |
|  |  | $\begin{aligned} & \hline \mathrm{Kv}=90 \mathrm{ppm} / \mathrm{V} \\ & \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz} \text { (OC-192) } \end{aligned}$ | — | $\begin{aligned} & 0.43 \\ & 0.34 \end{aligned}$ | — |  |
|  |  | $\begin{array}{\|l} \hline \mathrm{Kv}=135 \mathrm{ppm} / \mathrm{V} \\ \quad 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz} \text { (OC-192) } \end{array}$ | — | $\begin{aligned} & 0.50 \\ & 0.34 \end{aligned}$ | - |  |
|  |  | $\begin{aligned} & \hline \mathrm{Kv}=180 \mathrm{ppm} / \mathrm{V} \\ & 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz}(\mathrm{OC}-48) \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz}(\mathrm{OC}-192) \end{aligned}$ | - | $\begin{aligned} & 0.59 \\ & 0.35 \end{aligned}$ | - |  |
|  |  | $\begin{aligned} & \mathrm{Kv}=356 \mathrm{ppm} / \mathrm{V} \\ & 12 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \text { (OC-48) } \\ & 50 \mathrm{kHz} \text { to } 80 \mathrm{MHz} \text { (OC-192) } \end{aligned}$ | - | $\begin{aligned} & 1.00 \\ & 0.39 \end{aligned}$ | - |  |

## Notes:

1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest $K_{V}$ that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)" for more information.
3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si 55 x versus SAW-based solutions.
4. Single ended mode: CMOS. Refer to the following application notes for further information:
"AN255: Replacing 622 MHz VCSO Devices with the Si55x VCXO"
"AN256: Integrated Phase Noise"
"AN266: VCXO Tuning Slope (kV), Stability, and Absolute Pull Range (APR)"
5. Max offset frequencies: 80 MHz for $\mathrm{F}_{\text {OUt }} \geq 250 \mathrm{MHz}, 20 \mathrm{MHz}$ for $50 \mathrm{MHz} \leq \mathrm{F}_{\text {OUT }}<250 \mathrm{MHz}$, 2 MHz for $10 \mathrm{MHz} \leq$ F OUT $<50 \mathrm{MHz}$.

Table 7. CLK $\pm$ Output Period Jitter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Period Jitter* | $\mathrm{J}_{\text {PER }}$ | RMS | - | 2 | - | ps |
|  |  | Peak-to-Peak | - | 14 | - |  |

*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to "AN279: Estimating Period Jitter from Phase Noise" for further information.

Table 8. Typical CLK $\pm$ Output Phase Noise (Si570)

| Offset Frequency (f) | $\mathbf{1 2 0 . 0 0 ~ M H z}$ <br> LVDS | $\mathbf{1 5 6 . 2 5 ~ M H z}$ <br> LVPECL | $\mathbf{6 2 2 . 0 8} \mathbf{~ M H z}$ <br> LVPECL | Unit |
| :--- | :---: | :---: | :---: | :---: |
| 100 Hz | -112 | -105 | -97 |  |
| 1 kHz | -122 | -122 | -107 |  |
| 10 kHz | -132 | -128 | -116 | $\mathrm{dBc} / \mathrm{Hz}$ |
| 100 kHz | -137 | -135 | -121 |  |
| 1 MHz | -144 | -144 | -146 |  |
| 10 MHz | -150 | -147 | -148 |  |
| 100 MHz | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |  |  |

Table 9. Typical CLK $\pm$ Output Phase Noise (Si571)

| Offset Frequency (f) | $\mathbf{7 4 . 2 5 ~ M H z}$ <br> $\mathbf{9 0} \mathbf{~ p p m} / \mathrm{V}$ <br> LVPECL | $\mathbf{4 9 1 . 5 2 ~ M H z}$ <br> $\mathbf{4 5} \mathbf{~ p p m} / \mathbf{V}$ <br> LVPECL | $\mathbf{6 2 2 . 0 8 ~ M H z}$ <br> $\mathbf{1 3 5} \mathbf{~ p p m} / \mathbf{V}$ <br> LVPECL | Unit |
| :--- | :---: | :---: | :---: | :---: |
| 100 Hz | -87 | -75 | -65 |  |
| 1 kHz | -114 | -100 | -90 |  |
| 10 kHz | -132 | -116 | -109 | $\mathrm{dBc} / \mathrm{Hz}$ |
| 100 kHz | -142 | -124 | -134 |  |
| 1 MHz | -148 | -135 | -146 |  |
| 10 MHz | -150 | -146 | -147 |  |
| 100 MHz | $\mathrm{n} / \mathrm{a}$ | -147 |  |  |

Table 10. Environmental Compliance
(The Si570/571 meets the following qualification test requirements.)

| Parameter | Conditions/Test Method |
| :--- | :---: |
| Mechanical Shock | MIL-STD-883, Method 2002 |
| Mechanical Vibration | MIL-STD-883, Method 2007 |
| Solderability | MIL-STD-883, Method 2003 |
| Gross and Fine Leak | MIL-STD-883, Method 1014 |
| Resistance to Solder Heat | MIL-STD-883, Method 2036 |
| Moisture Sensitivity Level | J-STD-020, MSL1 |
| Contact Pads | Gold over Nickel |

## Si570/Si571

Table 11. Programming Constraints and Timing
$\left(V_{D D}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40\right.$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Frequency Range | $\mathrm{CKO}_{\mathrm{F}}$ | HS_DIV x N1 > = 6 | 10 | - | 945 | MHz |
|  |  | $\begin{gathered} \hline \text { HS_DIV } \times \mathrm{N} 1=5 \\ \mathrm{~N} 1=1 \end{gathered}$ | 970 | - | 1134 | MHz |
|  |  | $\begin{gathered} \hline \text { HS_DIV }=4 \\ \text { N1 }=1 \end{gathered}$ | 1.2125 | - | 1.4175 | GHz |
| Frequency Reprogramming Resolution | $\mathrm{M}_{\text {RES }}$ | 114.285 MHz | - | 0.09 | - | ppb |
| Internal Oscillator Frequency | $\mathrm{f}_{\text {OSC }}$ |  | 4850 | - | 5670 | MHz |
| Internal Crystal Frequency Accuracy | $\mathrm{f}_{\text {XTAL }}$ | Maximum variation is $\pm 2000 \mathrm{ppm}$ | - | 114.285 | - | MHz |
| Delta Frequency for Continuous Output |  | From center frequency | -3500 | - | +3500 | ppm |
| Unfreeze to NewFreq Timeout |  |  |  |  | 10 | ms |
| Settling Time for Small Frequency Change |  | < $\pm 3500 \mathrm{ppm}$ from center frequency | - | - | 100 | $\mu \mathrm{s}$ |
| Settling Time for Large Frequency Change |  | $> \pm 3500 \mathrm{ppm}$ from center frequency after setting NewFreq bit | - | - | 10 | ms |

Table 12. Thermal Characteristics
(Typical values $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ )

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance Junction to Ambient | $\theta_{\mathrm{JA}}$ | Still Air | - | 84.6 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta_{\mathrm{JC}}$ | Still Air | - | 38.8 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ |  | - | - | 125 | ${ }^{\circ} \mathrm{C}$ |

Table 13. Absolute Maximum Ratings ${ }^{1,2}$

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage, 1.8 V Option | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +1.9 | V |
| Supply Voltage, 2.5/3.3 V Option | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +3.8 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| ESD Sensitivity (HBM, per JESD22-A114) | ESD | $>2000$ | V |
| Soldering Temperature (Lead-free Profile) | $\mathrm{T}_{\text {PEAK }}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature Time @ T $\mathrm{TPEAK}($ Lead-free Profile) | $\mathrm{t}_{\mathrm{P}}$ | $20-40$ | seconds |

## Notes:

1. Stresses beyond the absolute maximum ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions.
2. The device is compliant with JEDEC J-STD-020. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.

## 3. Functional Description

The Si570 XO and the Si571 VCXO are low-jitter oscillators ideally suited for applications requiring programmable frequencies. The Si 57 x can be programmed to generate virtually any output clock in the range of 10 MHz to 1.4 GHz . Output jitter performance complies with and exceeds the strict requirements of high-speed communication systems including OC-192/STM-64 and 10 Gigabit Ethernet ( 10 GbE ).
The Si57x consists of a digitally-controlled oscillator (DCO) based on Silicon Laboratories' third-generation DSPLL technology, which is driven by an internal fixedfrequency crystal reference.
The device's default output frequency is set at the factory and can be reprogrammed through the two-wire $1^{2} \mathrm{C}$ serial port. Once the device is powered down, it will return to its factory-set default output frequency.
While the Si570 outputs a fixed frequency, the Si571 has a pullable output frequency using the voltage control input pin. This makes the Si571 an ideal choice for high-performance, low-jitter, phase-locked loops.

### 3.1. Programming a New Output Frequency

The output frequency ( $f_{\text {out }}$ ) is determined by programming the DCO frequency ( $\mathrm{f}_{\mathrm{DCO}}$ ) and the device's output dividers (HS_DIV, N1). The output frequency is calculated using the following equation:

$$
f_{\text {out }}=\frac{f_{\text {DCO }}}{\text { Output Dividers }}=\frac{f_{X T A L} \times R F R E Q}{\text { HSDIV } \times N 1}
$$

The DCO frequency is adjustable in the range of 4.85 to 5.67 GHz by setting the high-resolution 38 -bit fractional multiplier (RFREQ). The DCO frequency is the product of the internal fixed-frequency crystal ( $\mathrm{f}_{\mathrm{XTAL}}$ ) and RFREQ.
The 38-bit resolution of RFREQ allows the DCO frequency to have a programmable frequency resolution of 0.09 ppb .

As shown in Figure 3, the device allows reprogramming of the DCO frequency up to $\pm 3500 \mathrm{ppm}$ from the center frequency configuration without interruption to the output clock. Changes greater than the $\pm 3500 \mathrm{ppm}$ window will cause the device to recalibrate its internal tuning circuitry, forcing the output clock to momentarily stop and start at any arbitrary point during a clock cycle. This re-calibration process establishes a new center frequency and can take up to 10 ms . Circuitry receiving a clock from the Si57x device that is sensitive to glitches or runt pulses may have to be reset once the recalibration process is complete.

### 3.1.1. Reconfiguring the Output Clock for a Small Change in Frequency

For output changes less than $\pm 3500 \mathrm{ppm}$ from the center frequency configuration, the DCO frequency is the only value that needs reprogramming. Since $f_{D C O}=f_{\text {XTAL }} \times$ RFREQ, and that $f_{\text {XTAL }}$ is fixed, changing the DCO frequency is as simple as reconfiguring the RFREQ value as outlined below:

1. Using the serial port, read the current RFREQ value (addresses 7-12 for all Si571 devices and Si570 devices with 20 ppm and 50 ppm temperature stability; or addresses 13-18 for Si570 devices with 7 ppm temperature stability).
2. Calculate the new value of RFREQ given the change in frequency.

$$
\mathrm{RFREQ}_{\text {new }}=R F R E Q_{\text {current }} \times \frac{f_{\text {out_new }}}{f_{\text {out_current }}}
$$

3. Using the serial port, write the new RFREQ value (addresses 7-12 for all Si571 devices and Si570 devices with 20 ppm and 50 ppm temperature stability; or addresses 13-18 for Si570 devices with 7 ppm temperature stability).
Example:
An Si570 generating a 148.35 MHz clock must be reconfigured "on-the-fly" to generate a 148.5 MHz clock. This represents a change of +1011.122 ppm , which is well within the $\pm 3500$ ppm window.


Figure 3. DCO Frequency Range

A typical frequency configuration for this example:
$\mathrm{RFREQ}_{\text {current }}=0 \times 2 \mathrm{EBB} 04 \mathrm{CE} 0$
$F_{\text {out_current }}=148.35 \mathrm{MHz}$
$F_{\text {out_new }}=148.50 \mathrm{MHz}$
Calculate $\mathrm{RFREQ}_{\text {new }}$ to change the output frequency from 148.35 MHz to 148.5 MHz :

> RFREQ $_{\text {new }}=0 \times 2 E B B 04 C E 0 \times \frac{148.50 \mathrm{MHz}}{148.35 \mathrm{MHz}}$
> $=0 \times 2 E C 71 D 666$

Note: Performing calculations with RFREQ requires a minimum of 38-bit arithmetic precision.
Even relatively small changes in output frequency may require writing more than 1 RFREQ register. Such multiregister RFREQ writes can impact the output clock frequency on a register-by-register basis during updating.
Interim changes to the output clock during RFREQ writes can be prevented by using the following procedure:

1. Freeze the "M" value (Set Register 135 bit $5=1$ ).
2. Write the new frequency configuration (RFREQ).
3. Unfreeze the "M" value (Set Register 135 bit $5=0$ )
3.1.2. Reconfiguring the Output Clock for Large Changes in Output Frequency
For output frequency changes outside of $\pm 3500$ ppm from the center frequency, it is likely that both the DCO frequency and the output dividers need to be reprogrammed. Note that changing the DCO frequency outside of the $\pm 3500 \mathrm{ppm}$ window will cause the output to momentarily stop and restart at any arbitrary point in a clock cycle. Devices sensitive to glitches or runt pulses may have to be reset once reconfiguration is complete.
The process for reconfiguring the output frequency outside of a $\pm 3500 \mathrm{ppm}$ window first requires reading the current RFREQ, HSDIV, and N1 values. Next, calculate fXTAL for the device. Note that, due to slight variations of the internal crystal frequency from one device to another, each device may have a different RFREQ value or possibly even different HSDIV or N1 values to maintain the same output frequency. It is necessary to calculate fXTAL for each device. Third, write the new values back to the device using the appropriate registers (addresses 7-12 for all Si571 devices and Si 570 devices with 20 ppm and 50 ppm temperature stability; or addresses 13-18 for Si570 devices with 7 ppm temperature stability) sequencing as described in "3.1.2.1.Writing the New Frequency Configuration".

$$
f_{X T A L}=\frac{F_{\text {out }} \times \mathrm{HSDIV} \times \mathrm{N} 1}{\mathrm{RFREQ}}
$$

Once $f_{\text {XTAL }}$ has been determined, new values for RFREQ, HSDIV, and N1 are calculated to generate a new output frequency ( $f_{\text {out new) }}$ ). New values can be calculated manually or with the Si57x-EVB software, which provides a user-friendly application to help find the optimum values.
The first step in manually calculating the frequency configuration is to determine new frequency divider values (HSDIV, N1). Given the desired output frequency (fout_new), find the frequency divider values that will keep the DCO oscillation frequency in the range of 4.85 to 5.67 GHz .

$$
\mathrm{f}_{\text {DCO_new }}=\mathrm{f}_{\text {out_new }} \times \mathrm{HSDIV}_{\text {new }} \times N 1_{\text {new }}
$$

Valid values of HSDIV are $4,5,6,7,9$ or 11 . N1 can be selected as 1 or any even number up to 128 (i.e. 1, 2, 4, $6,8,10 \ldots 128)$. To help minimize the device's power consumption, the divider values should be selected to keep the DCO's oscillation frequency as low as possible. The lowest value of N1 with the highest value of HS_DIV also results in the best power savings.
Once HS_DIV and N1 have been determined, the next step is to calculate the reference frequency multiplier (RFREQ).

$$
\text { RFREQ }_{\text {new }}=\frac{f_{\text {DCO_new }}}{f_{X T A L}}
$$

RFREQ is programmable as a 38 -bit binary fractional frequency multiplier with the first 10 most significant bits (MSBs) representing the integer portion of the multiplier, and the 28 least significant bits (LSBs) representing the fractional portion.
Before entering a fractional number into the RFREQ register, it must be converted to a 38-bit integer using a bitwise left shift operation by 28 bits, which effectively multiplies RFREQ by $2^{28}$.
Example:
RFREQ $=46.043042064 \mathrm{~d}$
Multiply RFREQ by $2^{28}=12359584992.1$
Discard the fractional portion $=12359584992$
Convert to hexadecimal $=02 E 0 B 04 C E 0 h$
In the example above, the multiplication operation requires 38 -bit precision. If 38 -bit arithmetic precision is not available, then the fractional portion can be separated from the integer and shifted to the left by 28bits. The result is concatenated with the integer portion to form a full 38-bit word. An example of this operation is shown in Figure 4.


Figure 4. Example of RFREQ Decimal to Hexadecimal Conversion

### 3.1.2.1. Writing the New Frequency Configuration

Once the new values for RFREQ, HSDIV, and N1 are determined, they can be written directly into the device from the serial port using the following procedure:

1. Freeze the DCO (bit 4 of Register 137)
2. Write the new frequency configuration (RFREQ, HSDIV, and N1) to addresses 7-12 for all Si571 devices and Si570 devices with 20 ppm and 50 ppm temperature stability; or addresses 13-18 for Si570 devices with 7 ppm temperature stability.
3. Unfreeze the DCO and assert the NewFreq bit (bit 6 of Register 135) within the maximum Unfreeze to NewFreq Timeout specified in Table 11,
"Programming Constraints and Timing," on page 12.
The process of freezing and unfreezing the DCO will cause the output clock to momentarily stop and start at any arbitrary point during a clock cycle. This process can take up to 10 ms . Circuitry that is sensitive to glitches or runt pulses may have to be reset after the new frequency configuration is written.

## Example:

An Si570 generating 156.25 MHz must be re-configured to generate a 161.1328125 MHz clock ( 156.25 MHz x 66/64). This frequency change is greater than $\pm 3500 \mathrm{ppm}$.
$\mathrm{f}_{\text {out }}=156.25 \mathrm{MHz}$
Read the current values for RFREQ, HS_DIV, N1:
RFREQ $_{\text {current }}=0 \times 2 B C 011 E B 8 h=11744124600 \mathrm{~d}$,
$11744124600 \mathrm{~d} \times 2^{28}=43.7502734363 \mathrm{~d}$
HS_DIV = 4
N1 = 8
Calculate $\mathrm{f}_{\mathrm{XTAL}}, \mathrm{f}_{\mathrm{DCO}}$ _current
$\mathrm{f}_{\text {DCO_current }}=\mathrm{f}_{\text {out }} \times \mathrm{HSDV} \times \mathrm{N} 1=5.000000000 \mathrm{GHz}$

$$
f_{\text {XTAL }}=\frac{f_{\text {DCO_current }}}{R_{F R E Q}^{\text {current }}}=114.285 \mathrm{MHz}
$$

Given $f_{\text {out_new }}=161.1328125 \mathrm{MHz}$, choose output dividers that will keep $\mathrm{f}_{\mathrm{DCO}}$ within the range of 4.85 to 5.67 GHz . In this case, keeping the same output dividers will still keep $\mathrm{f}_{\mathrm{DC}}$, within its range limits:

$$
\begin{aligned}
& \mathrm{f}_{\text {DCO_new }}=\mathrm{f}_{\text {out_new }} \times \mathrm{HSDV}_{\text {new }} \times \mathrm{N} 1_{\text {new }} \\
& =161.1328125 \mathrm{MHz} \times 4 \times 8=5.156250000 \mathrm{GHz}
\end{aligned}
$$

Calculate the new value of RFREQ given the new DCO frequency:

$$
\begin{aligned}
& \text { RFREQ }_{\text {new }}=\frac{f_{\text {DCO new }}}{f_{\text {XTAL }}}=45.11746948 \\
& =0 \times 2 \mathrm{D} 1 E 127 \mathrm{AD}
\end{aligned}
$$

## 3.2. $I^{2} \mathrm{C}$ Interface

The control interface to the Si 570 is an $\mathrm{I}^{2} \mathrm{C}$-compatible 2 -wire bus for bidirectional communication. The bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL). Both lines must be connected to the positive supply via an external pullup. Fast mode operation is supported for transfer rates up to 400 kbps as specified in the $I^{2} \mathrm{C}$-Bus Specification standard.
Figure 5 shows the command format for both read and write access. Data is always sent MSB. Data length is 1 byte. Read and write commands support 1 or more data bytes as illustrated. The master must send a Not Acknowledge and a Stop after the last read data byte to terminate the read command. The timing specifications and timing diagram for the $I^{2} \mathrm{C}$ bus can be found in the $\mathrm{I}^{2} \mathrm{C}$-Bus Specification standard (fast mode operation). The device $I^{2} \mathrm{C}$ address is specified in the part number.


| S | Slave Address | 0 | A | Byte Address | A | S | Slave Address | 1 | A | Data | A | Data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| N | P |  |  |  |  |  |  |  |  |  |  |  |

Read Command
(Optional data byte and acknowledge before the last data byte and not acknowledge illustrated)
$\square$ From master to slave $\square$ From slave to master
A - Acknowledge (SDA LOW)
N - Not Acknowledge (SDA HIGH).
Required after the last data byte to signal the end of the read comand to the slave.
S - START condition
P - STOP condition
Figure $5.1^{2} \mathrm{C}$ Command Format

## Si570/Si571

## 4. Serial Port Registers

Note: Any register not listed here is reserved and must not be written. All bits are R/W unless otherwise noted.

| Register | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | High Speed/ N1 Dividers | HS_DIV[2:0] |  |  | N1[6:2] |  |  |  |  |
| 8 | Reference Frequency | N1[1:0] |  | RFREQ[37:32] |  |  |  |  |  |
| 9 | Reference Frequency | RFREQ[31:24] |  |  |  |  |  |  |  |
| 10 | Reference Frequency | RFREQ[23:16] |  |  |  |  |  |  |  |
| 11 | Reference Frequency | RFREQ[15:8] |  |  |  |  |  |  |  |
| 12 | Reference Frequency | RFREQ[7:0] |  |  |  |  |  |  |  |
| 13 | High Speed/ N1 Dividers | HS_DIV_7PPM[2:0] |  |  | N1_7PPM[6:2] |  |  |  |  |
| 14 | Reference <br> Frequency | N1_7PPM[1:0] |  | RFREQ_7PPM[37:32] |  |  |  |  |  |
| 15 | Reference Frequency | RFREQ_7PPM[31:24] |  |  |  |  |  |  |  |
| 16 | Reference Frequency | RFREQ_7PPM[23:16] |  |  |  |  |  |  |  |
| 17 | Reference <br> Frequency | RFREQ_7PPM[15:8] |  |  |  |  |  |  |  |
| 18 | Reference Frequency | RFREQ_7PPM[7:0] |  |  |  |  |  |  |  |
| 135 | Reset/Freeze/ Memory Control | RST_REG | NewFreq | Freeze M | Freeze VCADC |  |  |  | RECALL |
| 137 | Freeze DCO |  |  |  | Freeze DCO |  |  |  |  |

## Register 7. High Speed/N1 Dividers

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | HS_DIV[2:0] |  | D0 |  |  |  |  |
| Type | R/W | R/2] |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:5 | HS_DIV[2:0] | DCO High Speed Divider. <br> Sets value for high speed divider that takes the DCO output $f_{\text {OSC }}$ as its clock input. $\begin{aligned} & 000=4 \\ & 001=5 \\ & 010=6 \\ & 011=7 \\ & 100=\text { Not used. } \\ & 101=9 \\ & 110=\text { Not used. } \\ & 111=11 \end{aligned}$ |
| 4:0 | N1[6:2] | CLKOUT Output Divider. <br> Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6, ... $2^{7}$ ]. Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. $\begin{aligned} & 0000000=1 \\ & 1111111=2^{7} \end{aligned}$ |

## Register 8. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | N1[1:0] | R0 |  |  |  |  |  |
| Type | R/W | R/W $37: 32]$ |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | N1[1:0] | CLKOUT Output Divider. <br> Sest value for CLKOUT output divider. Allowed values are [1, 2, 4, 6, ... 2 $\left.{ }^{7}\right]$. Illegal odd <br> divider values will be rounded up to the nearest even value. The value for the N1 regis- <br> ter can be calculated by taking the divider ratio minus one. For example, to divide by <br> 10, write 0001001 (9 decimal) to the N1 registers. <br> 000000 $=1$ <br> $1111111=2^{7}$ |
| $5: 0$ | RFREQ[37:32] | Reference Frequency. <br> Frequency control input to DCO. |

Register 9. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ[31:24] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |
| Bit | Name | Function |  |  |  |  |  |
| $7: 0$ | RFREQ[31:24] | Reference Frequency. <br> Frequency control input to DCO. |  |  |  |  |  |

Register 10. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ[23:16] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- | :--- |
| 7:0 | RFREQ[23:16] | Reference Frequency. <br> Frequency control input to DCO. |

## Register 11. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ[15:8] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |


| Bit | Name |  | Function |
| :---: | :---: | :--- | :--- |
| $7: 0$ | RFREQ[15:8] | Reference Frequency. <br> Frequency control input to DCO. |  |

## Register 12. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ[7:0] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- | :--- |
| $7: 0$ | RFREQ[7:0] | Reference Frequency. <br> Frequency control input to DCO. |

## Register 13. High Speed/N1 Dividers

| Bit | D7 | D6 | D5 | D4 | D3 | D2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | HS_DIV_7PPM[2:0] | D1_7PPM[6:2] | D0 |  |  |  |
| Type | R/W | R/W |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:5 | HS_DIV_7PPM[2:0] | DCO High Speed Divider. <br> Sets value for high speed divider that takes the DCO output $\mathrm{f}_{\mathrm{OSC}}$ as its clock input. $\begin{aligned} & 000=4 \\ & 001=5 \\ & 010=6 \\ & 011=7 \\ & 100=\text { Not used. } \\ & 101=9 \\ & 110=\text { Not used. } \\ & 111=11 \end{aligned}$ |
| 4:0 | N1_7PPM[6:2] | CLKOUT Output Divider. <br> Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6, ..., $2^{7}$ ]. Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. $\begin{aligned} & 0000000=1 \\ & 1111111=2^{7} \end{aligned}$ |

## Register 14. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | N1_7PPM[1:0] | D0 |  |  |  |  |  |
| Type | R/W | R/WER_7PPM[37:32] |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| 7:6 | N1_7PPM[1:0] | CLKOUT Output Divider. <br> Sets value for CLKOUT output divider. Allowed values are $\left[1,2,4,6, \ldots, 2^{7}\right]$. Illegal <br> odd divider values will be rounded up to the nearest even value. The value for the <br> N1 register can be calculated by taking the divider ratio minus one. For example, to <br> divide by 10, write 0001001 (9 decimal) to the N1 registers. <br> $0000000=1$ <br> $1111111=2^{7}$ |
| $5: 0$ | RFREQ_7PPM[37:32] | Reference Frequency. <br> Frequency control input to DCO. |

## Register 15. Reference Frequency

| Bit |
| :--- |
| Name |
| Type |
| Name |
| Bit |
| 7:0 |
| RFREQ_7PPM[31:24] | | Reference Frequency. |
| :--- |

## Register 16. Reference Frequency

| Bit | D7 D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ_7PPM[23:16] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |
| Bit | Name | Function |  |  |  |  |  |
| 7:0 | RFREQ_7PPM[23:16] | Reference Frequency. <br> Frequency control input to DCO. |  |  |  |  |  |

Register 17. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ_7PPM[15:8] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |


| Bit | Name |  | Function |
| :---: | :---: | :--- | :--- |
| 7:0 | RFREQ_7PPM[15:8] | Reference Frequency. <br> Frequency control input to DCO. |  |

## Register 18. Reference Frequency

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RFREQ_7PPM[7:0] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |


| Bit | Name |  | Function |
| :---: | :---: | :--- | :--- |
| 7:0 | RFREQ_7PPM[7:0] | Reference Frequency. <br> Frequency control input to DCO. |  |

## Register 135. Reset/Freeze/Memory Control

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RST_REG | NewFreq | Freeze M | Freeze VCADC |  | N/A | RECALL |  |
| Type | R/W | R/W | R/W | R/W | R/W | R/W |  |  |

Reset settings $=00 x x \times x 00$

| Bit | Name | Function |
| :---: | :---: | :--- |
| 7 | RST_REG | Internal Reset. <br> $0=$ Normal operation. <br> $1=$ Reset of all internal logic. Output tristated during reset. <br> Upon completion of internal logic reset, RST_REG is internally reset to zero. <br> Note: Asserting RST_REG will interrupt the I ${ }^{2}$ C state machine. It is not the recommended <br> approach for starting from initial conditions. |
| 6 | NewFreq | New Frequency Applied. <br> Alerts the DSPLL that a new frequency configuration has been applied. This bit will <br> clear itself when the new frequency is applied. |
| 5 | Freeze M | Freezes the M Control Word. <br> Prevents interim frequency changes when writing RFREQ registers. |
| 4 | Freeze | Freezes the VC ADC Output Word. <br> May be used to hold the nominal output frequency of an Si571. |
| $3: 1$ | NCADC | Always Zero. <br> 0 |
| RECALL | Recall NVM into RAM. <br> $0=$ No operation. <br> 1 = Write NVM bits into RAM. Bit is internally reset following completion of operation. <br> Note: Asserting RECALL reloads the NVM contents in to the operating registers without <br> interupting the I ${ }^{2}$ C state machine. It is the recommended approach for starting from <br> initial conditions. |  |

## Register 137. Freeze DCO

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  |  |  | Freeze <br> DCO |  |  |  |  |
| Type |  | R/W |  |  |  |  |  |  |
| Reset settings $=00 \times x \times 000$ |  |  |  |  |  |  |  |  |
| Bit | Name |  | Function |  |  |  |  |  |
| $7: 5$ | Reserved | Freeze DCO. |  |  |  |  |  |  |
| 4 | Freeze DCO | Freezes the DSPLL so the frequency configuration can be modified. |  |  |  |  |  |  |
| 3:0 | Reserved |  |  |  |  |  |  |  |

## 5. Si570 (XO) Pin Descriptions



Table 14. Si570 Pin Descriptions

| Pin | Name | Type | Function |
| :---: | :---: | :---: | :---: |
| 1 | NC | N/A | No Connect. Make no external connection to this pin. |
| 2 | OE | Input | Output Enable: <br> See "7. Ordering Information" on page 27. |
| 3 | GND | Ground | Electrical and Case Ground. |
| 4 | CLK+ | Output | Oscillator Output. |
| 5 | CLK- <br> (NC for CMOS*) | Output (N/A for CMOS*) | Complementary Output. (NC for CMOS*). |
| 6 | $V_{\text {DD }}$ | Power | Power Supply Voltage. |
| 7 | SDA | Bidirectional Open Drain | $I^{2} \mathrm{C}$ Serial Data. |
| 8 | SCL | Input | $1^{2} \mathrm{C}$ Serial Clock. |
| *Note: CMOS output option only: make no external connection to this pin. |  |  |  |

## 6. Si571 (VCXO) Pin Descriptions



Table 15. Si571 Pin Descriptions

| Pin | Name | Type | Function |
| :---: | :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{C}}$ | Analog Input | Control Voltage |
| 2 | OE | Input | Output Enable: <br> See "7. Ordering Information" on page 27. |
| 3 | GND | Ground | Electrical and Case Ground |
| 4 | CLK+ | Output | Oscillator Output |
| 5 | CLK- <br> $\left(\right.$ NC for CMOS*) $^{2}$ | Output <br> (N/A for CMOS*) | Complementary Output. <br> (NC for CMOS*). |
| 6 | V $_{\text {DD }}$ | Power | Power Supply Voltage |
| 7 | SDA | Bidirectional <br> Open Drain | I $^{2}$ C Serial Data |
| 8 | SCL | Input | I $^{2}$ C Serial Clock |
| *Note: CMOS output option only: make no external connection to this pin. |  |  |  |

## 7. Ordering Information

The Si570/Si571 supports a wide variety of options including frequency range, start-up frequency, temperature stability, tuning slope, output format, and $\mathrm{V}_{\mathrm{DD}}$. Specific device configurations are programmed into the $\mathrm{Si} 570 / \mathrm{Si571}$ at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si570/Si571 XO/ VCXO series is supplied in an industry-standard, RoHS compliant, 8-pad, $5 \times 7 \mathrm{~mm}$ package. Tape and reel packaging is an ordering option.


Figure 6. Part Number Convention

## Si570/Si571

## 8. Si57x Mark Specification

Figure 7 illustrates the mark specification for the Si 57 x . Table 16 lists the line information.


Figure 7. Mark Specification
Table 16. Si57x Top Mark Description

| Line | Position | Description |
| :---: | :---: | :--- |
| 1 | $1-10$ | "SiLabs"+ Part Family Number, 57x (First 3 characters in part number where $\mathrm{x}=0$ <br> indicates a 570 device and $\mathrm{x}=1$ indicates a 571 device) |
| 2 | 1-10 | Si570, Si571: Option1 + Option2 + Option3 + ConfigNum(6) + Temp |
| 3 | Trace Code |  |
|  | Position 1 | Pin 1 orientation mark (dot) |
|  | Position 2 | Product Revision (D) |
|  | Position 3-6 | Tiny Trace Code (4 alphanumeric characters per assembly release instructions) |
|  | Position 7 | Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7) |
|  | Position 8-9 | Calendar Work Week number (1-53), to be assigned by assembly site |
|  | Position 10 | "+" to indicate Pb-Free and RoHS-compliant |

## 9. Outline Diagram and Suggested Pad Layout

Figure 8 illustrates the package details for the $\mathrm{Si} 570 / \mathrm{Si571}$. Table 17 lists the values for the dimensions shown in the illustration.


Figure 8. Si570/Si571 Outline Diagram
Table 17. Package Diagram Dimensions (mm)

| Dimension | Min | Nom | Max |  |
| :---: | :---: | :---: | :---: | :---: |
| A | 1.50 | 1.65 | 1.80 |  |
| b | 1.30 | 1.40 | 1.50 |  |
| b1 | 0.90 | 1.00 | 1.10 |  |
| c | 0.50 | 0.60 | 0.70 |  |
| c1 | 0.30 | - | 0.60 |  |
| D | 5.00 BSC |  |  |  |
| D1 | 4.30 | 4.40 | 4.50 |  |
| e | 2.54 BSC |  |  |  |
| E | 6.10 | 7.00 BSC |  |  |
| E1 | 0.55 | 6.20 | 0.65 |  |
| H | 1.17 | 1.27 | 0.30 |  |
| L | 1.07 | 1.17 | 1.37 |  |
| L1 | 1.80 | - | 1.27 |  |
| p | - | 0.70 REF |  |  |
| R | - | - | 0.60 |  |
| aaa | - | - | 0.15 |  |
| bbb | - | - | 0.15 |  |
| ccc | - | - | 0.10 |  |
| ddd | - | - | 0.10 |  |
| eee |  |  |  |  |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

## Si570/Si571

## 10. 8-Pin PCB Land Pattern

Figure 9 illustrates the 8 -pin PCB land pattern for the $\mathrm{Si} 570 / \mathrm{Si} 571$. Table 18 lists the values for the dimensions shown in the illustration.


Figure 9. Si570/Si571 PCB Land Pattern
Table 18. PCB Land Pattern Dimensions (mm)

| Dimension | Min | Max |
| :---: | :---: | :---: |
| D2 | 5.08 REF |  |
| D3 | 5.705 REF |  |
| e | 2.54 BSC |  |
| E2 | 4.20 REF |  |
| GD | 0.84 | - |
| GE | 2.00 | - |
| VD | 8.20 REF |  |
| VE | 7.30 REF |  |
| X1 | 1.70 TYP |  |
| X2 | 1.545 TYP |  |
| Y1 | 2.15 REF |  |
| Y2 | 1.3 REF |  |
| ZD | - | 6.78 |
| ZE | - | 6.30 |

Note:

1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
2. Land pattern design follows IPC-7351 guidelines.
3. All dimensions shown are at maximum material condition (MMC).
4. Controlling dimension is in millimeters (mm).

## Document Change List

## Revision 1.0 to Revision 1.1

- Restored programming constraint information on page 15 and in Table 12, page 12.
- Clarified NC (No Connect) pin designations in Tables 13-14 on pages 22-23.


## Revision 1.1 to Revision 1.2

- Replaced "Unfreeze to Newfreq Delay" with the clearer terminology "Unfreeze to Newfreq Timeout" on page 15 and in Table 11 on page 12.
- Added Freeze M procedure on page 14 for preventing output clock changes during small frequency change multi-register RFREQ writes.
- Added Freeze M, Freeze VCADC, and RST_REG versus RECALL information to Register 135 references in "4. Serial Port Registers" on pages 17 and 20.
- Added Si570 20 ppm Total Stability Ordering Option to Figure 6 on page 27.
- Updated Figure 8 and Table 17 on page 29 to include production test sidepads. This change is for reference only as the sidepads are raised above the seating plane and do not impact PCB layout.
- Corrected errors in Table 10 on page 11.


## Revision 1.2 to Revision 1.3

- Updated Table 3 on page 6 to include 7 ppm temperature stability and 20 ppm to stability parameters. Also changed aging test condition (frequency drift over life) from 15 years to 20 years.
- Updated $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ and 1.8 V CML output level specification for Table 4 on page 7.
- Added footnotes clarifying max offset frequency test conditions in Table 5 on page 8.
- Updated ESD HBM sensitivity rating and the JEDEC standard in Note 2 in Table 13 on page 13.
- Updated Table 10 on page 11 to include "Moisture Sensitivity Level" and "Contact Pads" rows.
- Added Si570 7 ppm Total Stability Ordering Option to Figure 6 on page 27.
- Updated Figure 7 and Table 16 on page 28 to reflect specific marking information. Previously, Figure 7 was generic.
- Clarified "3.1.2. Reconfiguring the Output Clock for Large Changes in Output Frequency" on page 15 and added new registers 13-18 in "4. Serial Port Registers" on page 18 for the Si570 7 ppm temperature stability / 20 ppm total stability ordering option.
- Added text to "3. Functional Description" on page 14, paragraph 1, to state that the total output jitter complies to and exceeds strict requirements of various high-speed communication systems.


## Revision 1.3 to Revision 1.4

- Added Table 12, "Thermal Characteristics," on page 12.


## CONTACT InFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Please visit the Silicon Labs Technical Support web page:
https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.


#### Abstract

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.


Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Programmable Oscillators category:
Click to view products by Silicon Labs manufacturer:
Other Similar products are found below :
DSC8101AL2 SiT8209AI-32-33E-125.000000 DSC8101DI5 DSC8121AI5 EP16E7E2H26.000MTR SIT8102AI-13-18E-25.00000T
DSC8121CL5T DS1090U-2/V+T DS1090U-32+T DSC8121AM2 DSC8001AL2 DSC8101BL2 DSC8121CI1 DSC8124CI5 DSC8003CI2T
DSC8102DI2 DSC8124CI2 DSC8123CI5 DSC8124BI2 DSC8122BI5 DSC8101DI2 DSC8121CL5 SG-8002JA 20.000M-PTMB-ROHS
ECS-P143-10-AN 570FCC001204DG 570FCC000169DG 544BAEB002025CBG 544BAHB002172BBGR 544BAHB002157BBGR
DS1077LU-40+T SiT3808AI-D2-XXXX-000.FP000X DS1090U-1+T DS1086Z+T\&R DS1087LU-447+T 544BCAA000112BBG
DS1086LU+T 564BACA001478ABG SG-8018CG-PWT BLANK SG-8002CA 2.4576M-PCBB 564BACA000121ABG
564BACA001478BBG 564BABA002053ABG 564BAAA000121ABG 564BAAC000115BBG 564BAAD000115BBG ECS-P8F3X-1.000-
AN 570CBC000306DG SiT8008AC-33-18E-33.333330 ECS-3525-250-B-TR DSC8103BL5

