

QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHz

Features

- Available with any-frequency output from 10 to 810 MHz
- 4 selectable output frequencies
- 3rd generation DSPLL® with superior jitter performance
- Internal fixed fundamental mode crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant
- -40 to +85 °C operating range

Ordering Information: See page 8.

Applications


- SONET/SDH (OC-3/12/48)
- Networking
- SD/HD SDI/3G SDI video
- OTN
- Clock recovery and jitter cleanup PLLs
- FPGA/ASIC clock generation

Description

The Si597 quad frequency VCXO utilizes Skyworks Solutions' advanced DSPLL® circuitry to provide a low-jitter clock for all output frequencies. The Si597 is available with one of four pin-selectable ouput frequencies from 10 to 810 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si597 uses one fixed crystal to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments. The Si597 IC-based quad frequency VCXO is factory-configurable for a wide variety of user specifications including frequencies, supply voltage, output format, tuning slope, and absolute pull range (APR). Specific configurations are factory programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

Pin Assignments: See page 7. (Top View) FS[1] Vc 1 7 6 VDD OE 2 5 CLK GND 3 8 4 CLK+ FS[0]

Functional Block Diagram



Si597

TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	3
2. Pin Descriptions	
3. Ordering Information	8
4. Outline Diagram and Suggested Pad Layout	9
5. 8-Pin PCB Land Pattern	10
6. Si597 Mark Specification	11
Revision History	12

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage ¹	V_{DD}	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	V
Supply Current	I _{DD}	Output enabled				
		LVPECL	_	120	135	mA
		CML	_	110	120	mA
		LVDS	_	100	110	mA
		CMOS	_	90	100	mA
		Tristate mode	_	60	75	mA
Output Enable (OE) ² and		V _{IH}	0.75 x V _{DD}	_		V
Frequency Select (FS[1:0])		V _{IL}	_	_	0.5	V
Operating Temperature Range	T _A		-40	_	85	°C

Notes:

- 1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 8 for further details.
- 2. OE pin includes an internal 17 k Ω pullup resistor to V_{DD} for output enable active high or a 17 k Ω pull-down resistor to GND for output enable active low. See 3. "Ordering Information" on page 8. FS[1:0] includes internal 17 k Ω pull-up to VDD.

Table 2. V_C Control Voltage Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Control Voltage Tuning Slope ^{1,2,3}	K_V	10 to 90% of V _{DD}	_	45	_	ppm/V
			_	95	_	
			_	125	_	
			_	185	_	
			_	380	_	
Control Voltage Linearity ⁴	L _{VC}	BSL	- 5	±1	+5	%
		Incremental	-10	±5	+10	%
Modulation Bandwidth	BW		9.3	10.0	10.7	kHz
V _C Input Impedance	Z _{VC}		500	_	_	kΩ
V _C Input Capacitance	C _{VC}		_	50	_	pF
Nominal Control Voltage	V _{CNOM}	@ f _O		V _{DD} /2		V
Control Voltage Tuning Range	V _C		0	_	V_{DD}	V

- 1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 8.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.
- 3. K_V variation is ±10% of typical values.
- **4.** BSL determined from deviation from best straight line fit with V_C ranging from 10 to 90% of V_{DD} . Incremental slope determined with V_C ranging from 10 to 90% of V_{DD} .

Table 3. CLK± Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency ^{1,2,3}	f _O	LVDS/CML/LVPECL	10	_	810	MHz
		CMOS	10	_	160	MHz
Temperature Stability ^{1,4}		T _A = -40 to +85 °C	-20	_	+20	ppm
			-50	_	+50	ppm
Absolute Pull Range ^{1,4}	APR	V _{DD} = 3.3 V	±15	_	±370	ppm
Power up Time ⁵	t _{osc}		_	_	10	ms

Notes:

- 1. See Section 3. "Ordering Information" on page 8 for further details.
- 2. Specified at time of order by part number.
- 3. Nominal output frequency set by $V_{CNOM} = V_{DD}/2$.
- 4. Selectable parameter specified by part number. See "Ordering Information".
- **5.** Time from power up or tristate mode to f_O.

Table 4. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
LVPECL Output Option ¹	Vo	mid-level	V _{DD} – 1.42	_	V _{DD} – 1.25	V
	V _{OD}	swing (diff)	1.1	_	1.9	V_{PP}
	V _{SE}	swing (single-ended)	0.55	_	0.95	V_{PP}
LVDS Output Option ²	V _O	mid-level	1.125	1.20	1.275	V
	V _{OD}	swing (diff)	0.5	0.7	0.9	V_{PP}
CML Output Option ²	V _O	2.5/3.3 V option mid-level	_	V _{DD} – 1.30		V
		1.8 V option mid-level	_	V _{DD} – 0.36	_	V_{PP}
	V _{OD}	2.5/3.3 V option swing (diff)	1.10	1.50	1.90	V
		1.8 V option swing (diff)	0.35	0.425	0.50	V_{PP}
CMOS Output Option ³	V _{OH}		0.8 x V _{DD}	_	V_{DD}	V
	V _{OL}		_	_	0.4	V
Rise/Fall time (20/80%)	$t_{R,} t_{F}$	LVPECL/LVDS/CML	_	_	350	ps
		CMOS with C _L = 15 pF	_	2	_	ns
Symmetry (duty cycle)	SYM		45	_	55	%

- **1.** 50 Ω to V_{DD} 2.0 V.
- **2.** $R_{term} = 100 \Omega$ (differential).
- 3. C_L = 15 pF. Sinking or sourcing 12 mA for V_{DD} = 3.3 V, 6 mA for V_{DD} = 2.5 V, 3 mA for V_{DD} = 1.8 V.

Table 5. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Phase Jitter (RMS) ^{1,2} for F _{OUT} of 50 MHz ≤ F _{OUT} ≤	фл	Kv = 45 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps	
810 MHz			Kv = 95 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps
		Kv = 125 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps	
		Kv = 185 ppm/V 12 kHz to 20 MHz	_	0.5	_	ps	
		Kv = 380 ppm/V 12 kHz to 20 MHz	_	0.7		ps	

- 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN256 and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.

Table 6. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter*	J _{PER}	RMS	_	3	_	ps
		Peak-to-Peak		35		ps
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.						

Table 7. CLK± Output Phase Noise (Typical)

Offset Frequency	74.25 MHz	148.5 MHz	155.52 MHz	Unit
	185 ppm/V	185 ppm/V	95 ppm/V	
	LVPECL	LVPECL	LVPECL	
100 Hz	–77	-68	–77	dBc/Hz
1 kHz	-101	- 95	–101	dBc/Hz
10 kHz	-121	–116	–119	dBc/Hz
100 kHz	-134	-128	–127	dBc/Hz
1 MHz	-149	-144	-144	dBc/Hz
10 MHz	–151	-147	-147	dBc/Hz
20 MHz	–150	-148	-148	dBc/Hz

Table 8. Environmental Compliance and Package Information

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD-020, MSL1
Contact Pads	Gold over Nickel

Table 9. Thermal Characteristics

(Typical values TA = 25 °C, V_{DD} = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still Air	_	84.6	_	°C/W
Thermal Resistance Junction to Case	θ JC	Still Air	_	38.8	_	°C/W
Ambient Temperature	T _A		-40	_	85	°C
Junction Temperature	T _J		_		125	°C

Table 10. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T _{AMAX}	85	°C
Supply Voltage, 1.8 V Option	V _{DD}	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V _{DD}	-0.5 to +3.8	V
Input Voltage (any input pin)	V _I	-0.5 to V _{DD} + 0.3	V
Storage Temperature	T _S	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2000	V
Soldering Temperature (Pb-free profile) ²	T _{PEAK}	260	°C
Soldering Temperature Time @ T _{PEAK} (Pb-free profile) ²	t _P	20–40	seconds

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available at https://www.skyworksinc.com/Product_Certificate.aspx for further information, including soldering profiles.

2. Pin Descriptions




Table 11. Si597 Pin Descriptions

Pin	Name	Туре	Function
1	V _C	Analog Input	Control Voltage
2	OE*	Input	Output Enable
3	GND	Ground	Electrical and Case Ground
4	CLK+	Output	Oscillator Output
5	CLK- (N/C for CMOS)	Output	Complementary Output (N/C for CMOS, do not make external connection)
6	V _{DD}	Power	Power Supply Voltage
7	FS[1]	Input	Frequency select. Internal 17 k Ω pull-up to V_{DD} .
8	FS[0]	Input	Frequency select. Internal 17 k Ω pull-up to V_{DD} .

*Note: OE pin includes a 17 k Ω resistor to V_{DD} for OE active high option or 17 k Ω to GND for OE active low option. See 3. "Ordering Information" on page 8.

3. Ordering Information

The Si597 supports a variety of options including frequency, temperature stability, tuning slope, output format, and V_{DD} . Specific device configurations are programmed into the Si597 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Skyworks Solutions provides a web browser-based part number configuration utility to simplify this process. Refer to https://www.skyworksinc.com/en/Products/Timing to access this tool and for further ordering instructions. The Si597 VCXO series is supplied in an industry-standard, RoHS compliant, lead-free, 8-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.




Figure 1. Part Number Convention

4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si598/Si599. Table 12 lists the values for the dimensions shown in the illustration.




Figure 2. Si597 Outline Diagram

Table 12. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
Α	1.50	1.65	1.80
b	1.30	1.40	1.50
b1	0.90	1.00	1.10
С	0.50	0.60	0.70
c1	0.30	_	0.60
D	5.00 BSC		
D1	4.30	4.40	4.50
е	2.54 BSC		
E	7.00 BSC		
E1	6.10	6.20	6.30
Н	0.55	0.65	0.75
L	1.17	1.27	1.37
L1	1.07	1.17	1.27
р	1.80	_	2.60
R	0.70 REF		
aaa	_	_	0.15
bbb	_	_	0.15
ccc	_	_	0.10
ddd	_	_	0.10
eee		_	0.05

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5. 8-Pin PCB Land Pattern

Figure 3 illustrates the 8-pin PCB land pattern for the Si597. Table 13 lists the values for the dimensions shown in the illustration.




Figure 3. Si597 PCB Land Pattern

Table 13. PCB Land Pattern Dimensions (mm)

Dimension	Min	Max	
D2	5.08 REF		
D3	5.705 REF		
е	2.54 BSC		
E2	4.20 REF		
GD	0.84	_	
GE	2.00	_	
VD	8.20 REF		
VE	7.30 REF		
X1	1.70 TYP		
X2	1.545 TYP		
Y1	2.15 REF		
Y2	1.3 REF		
ZD	_	6.78	
ZE	_	6.30	

- 1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design follows IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).

6. Si597 Mark Specification

Figure 4 illustrates the mark specification for the Si597. Table 14 lists the line information.




Figure 4. Mark Specification

Table 14. Si5xx Top Mark Description

Line	Position	Description		
1	1–10	"SiLabs"+ Part Family Number, 597 (First 3 characters in part number)		
2	1–10	Si597: Option1+Option2+Freq(6)+Temp		
3	Trace Code			
	Position 1	Pin 1 orientation mark (dot)		
	Position 2	Product Revision (D)		
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)		
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2009 = 9)		
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site		
	Position 10	"+" to indicate Pb-Free and RoHS-compliant		

Si597

REVISION HISTORY

Revision 1.1

June, 2018

■ Changed "Trays" to "Coil Tape" in 3. "Ordering Information" on page 8.

Revision 1.0

- Changed frequency range to 10 to 810 MHz.
- Changed output frequencies in Description section on page 1.
- Updated functional block diagram on page 1.
- Corrected the mechanical drawing's pinout to match the device on page 1.
- Deleted frequency information from Note 2 in Table 3 on page 3.
- Changed CML output option table specs in Table 4 on page 3.
- Added Table 9 on page 6.
- Updated Figure 2 on page 9.
- Corrected marking information in Figure 4 on page 11.









www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for VCXO Oscillators category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below:

3808AI-DF-33NG-80.0000 SIT3808AI-CF-33EM-50.000000X 603281 YNETHE125 FRSONT019 SiT3701AC-43-33C-10.00000X
315LB3I1250T CVSS-945-125.000 VX-501-0245-160M0 CVHD-957-24.576 CVHD-950-122.880 CVHD-950-80.000 CVHD-950X-100.000
CVPD-920-100.000 ASG-P-V-A-1.000GHZ ECXV-P37C2M-640.000 CVHD-957-22.57920 ECXV-P37C2N-155.520 ECXV-P37C2N56.000 ECXV-P37C2N-184.320 ECXV-P37C2N-155.000 ECXV-P35C2N-155.520 LFVCXO067515Bulk ASG-D-V-A-1.000GHZ ASG-D-V-A-491.520MHz CVHD-950-74.25 CVPD-920-74.25 ABLNO-V-92.160MHZ ABLNO-V-120.000MHZ ABLNO-V-80.000MHZ ABLJO-V-100.000MHz ABLJO-V-120.000MHZ ABLJO-V-160.000MHz ABLJO-V-160.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLJO-V-100.000MHz ABLNO-V-100.000MHz ABLNO-V-100.000MHZ ABLNO-V-100.000MHZ ABLNO-V-100.000MHZ ABLNO-V-96.000MHZ ABLNO-V-104.000MHZ ABLNO-V-125.000MHZ ABLNO-V-155.520MHZ ABLNO-V-96.000MHZ ABLNO-V-1055.520MHZ ABLNO-V-1055.520MHZ ABLNO-V-1055.520MHZ