



SILICON LABS

[www.silabs.com](http://www.silabs.com)

C8051T6xx/3xx One Time  
Programmable (OTP) USB MCUs

# Agenda

- **C8051T6xx/3xx family overview**
- **C8051T6xx/3xx family differences from flash-based devices**
- **OTP development flow**
- **Other considerations**
- **Development tools**
- **Summary**



SILICON LABS

[www.silabs.com](http://www.silabs.com)

# USB OTP Device Family

# Introducing the C8051T62x/32x

## ➤ Reduce cost, simplify design and shorten development time

- USB crystal-less operation capability
- Best-in-class analog capabilities five times faster than any competitor
- Accomplish more work in less time with a high performance processing core
- OTP versions for very cost-sensitive applications

## ➤ Accelerate time-to-market

- Production-ready software drivers
- Step-by-step application notes and code examples
- Easy-to-use development tools



## ➤ Pin and code compatible enabling an easy migration path

- OTP C8051T32x is compatible with Flash-based C8051F32x enabling a cost reduction path

# USB Design Challenges

- **Typical USB microcontrollers lack high-precision analog capabilities creating a more complex and expensive system solution**
  - Higher BOM cost: external components are required
  - Significant hardware and software design effort
  
- **Most applications require more than just USB connectivity**
  - Most MCUs are designed to enable only USB connectivity
  - Multi-tasking operation can quickly saturate CPU performance
  
- **Competitive limitations**
  - External analog components are required increasing BOM cost and complexity
  - Expensive high-end or chip set solutions are implemented to overcome performance bottleneck





SILICON LABS

[www.silabs.com](http://www.silabs.com)

# OTP and Flash Device Differences C8051T62x/32x vs. C8051F34A

# Code Memory Storage

- **Flash memory used on C8051F34A family**
- **Byte-programmable EPROM code memory on the C8051T62x/32x families**
  - When pre-fetch engine is enabled (default) timing is similar to flash devices
  - Porting considerations
    - Insure no firmware routines exist to erase code memory
    - In application firmware can write to memory, but only once
  - Add a 4.7 uF capacitor to enable programming the  $V_{PP}$  pin to ground
    - C8051T62x and C8051T32x devices

Feature	C8051F34A	C8051T62x/32x
Code memory can be erased and reprogrammed	Yes	No
Programming voltage ( $V_{PP}$ ) required to program code memory	No	Yes
Code memory can be erased from firmware on the device	Yes	No
Code memory can be written from firmware on the device	Yes	
Code memory can be read from firmware on the device	Yes	

# Special Function Registers (SFR) (1 of 2)

- Differences related to functionality and features
- SFRs can exist in one family and not another
  - Reading and writing these registers does not cause any problems if not present
  - Porting considerations
    - None
  - Example: P3 register is not found in the C8051T622 and is on the F34A

F8	SPI0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN	
F0	B	P0MDIN	P1MDIN	P2MDIN	PCA0PWM (P3MDIN)	IAPCN (P4MDIN)	EIP1	EIP2	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC	
E0	ACC	XBR0	XBR1	XBR2	IT01CF	SMOD1	EIE1	EIE2	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	P3SKIP	
D0	PSW	REF0CN	SCON1	SBUF1	P0SKIP	P1SKIP	P2SKIP	USB0XCN	
C8	TMR2CN	REG01CN (REG0CN)	TMR2RL	TMR2RLH	TMR2L	TMR2H	-	SMB0ADM (-)	
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	SMB0ADR (P4)	
B8	IP	CLKMUL	P1MASK (AMX0N)	AMX0P	ADC0CF	ADC0L	ADC0H	-	
B0	P3	OSCXCN	OSCICN	OSCICL	SBRL1	SBRLH1	P1MAT (FLSCL)	MEMKEY (FLKEY)	
A8	IE	CLKSEL	EMI0CN	-	SBCON1	-	P0MASK (P4MDOUT)	PFE0CN	
A0	P2	<b>P3</b>				OUT	P1MDOUT	P2MDOUT	P3MDOUT
98	SCON0					IMD	CPT0MD	CPT1MX	CPT0MX
90	P1					R3L	TMR3H	USB0ADR	USB0DAT
88	TCON					TH1	CKCON	PSCTL	
80	P0	SP	DPL	DPH	P0MAT (EMI0TC)	EMI0CF	OSCLCN	PCON	
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
		Bit-Addressable							
*T62x and *T32x Register (*F34A Register)				Devices have different bits, but same SFR location			*F34A Only		



# Special Function Registers (SFR) (2 of 2)


## ➤ Some registers have additional bits defined

- Peripheral behavior remains unchanged if the default settings are used
- Porting considerations
  - To maintain functionality verify that default bit settings are used for additional bits in common registers
- Example:
  - REF0CN register adds REFBGS to halve the ADC reference voltage
  - Default setting maintains functionality with the C8051F34A


F8	SPI0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN	
F0	B	P0MDIN	P1MDIN	P2MDIN	PCA0PWM (P3MDIN)	IAPCN (P4MDIN)	EIP1	EIP2	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC	
E0	ACC	XBR0	XBR1	XBR2	IT01CF	SMOD1	EIE1	EIE2	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	P3SKIP	
D0	PSW	REF0CN	SCON1	SBUF1	P0SKIP	P1SKIP	P2SKIP	USB0XCN	
C8	TMR2CN	REF01CN (REG0CN)	TMR2RLL	TMR2RLH	TMR2L	TMR2H	-	SMB0ADM (-)	
C0	SMB0CN	SMB0	REF0CN				ADC0LTL	ADC0LTH	SMB0ADR (P4)
B8	IP	CLKM					DC0L	ADC0H	-
B0	P3	OSCON	BRLH1	P1MAT (FLSCL)	MEMKEY (FLKEY)				
A8	IE	CLKS	-	P0MASK (P4MDOUT)	PFE0CN				
A0	P2	SPI0CFG	SPI0CKR	SPI0DAT	P0MDOUT	P1MDOUT	P2MDOUT	P3MDOUT	
98	SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX	
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H	USB0ADR	USB0DAT	
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL	
80	P0	SP	DPL	DPH	P0MAT (EMI0TC)	EMI0CF	OSCLCN	PCON	
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
		*T62x and *T32x Register (*F34A Register)			Devices have different bits, but same SFR location			*F34A Only	

# Analog Considerations

- **ADC sample rate increase to 500 ksp/s**
  - SAR clock increased to 8.33 MHz
- **Gain setting of 0.5x now available**
- **Single ended inputs only**
- **External conversion start timing provides additional options**



ADC Diagram



ADC CNVSTR Timing


# Analog Considerations

## ➤ More voltage reference options

## ➤ Calibrated temperature sensor

## ➤ Porting considerations

- AMX0CN register should always be written as 11111b
- Default register settings for the reference selection maintain functionality
- Temperature sensors have different transfer functions and firmware should be adjusted accordingly



VREF Diagram

# Supply Voltage Considerations (1 of 2)

## ➤ Process technology change and second voltage regulator added

- $V_{DD}$  output now 3.45 V instead of 3.3 V
- Second regulator provides 1.8 V
  - Additional registers to support the regulator functionality (REG01CN)
  - Can be placed in a low power mode
- $V_{IO}$  pin added on some devices in case the port input/output voltages are required to be different from the  $V_{DD}$  that the device is operating
- $V_{DD}$  monitor threshold voltage changes
- Porting considerations
  - None for firmware, but care must be observed for electrical connections

Feature	C8051F34A	C8051T63x/32x
Supply voltage range	2.7–3.6 V	1.8–3.6 V
3.3 V regulator for $V_{DD}$	Yes	No
3.45 V regulator for $V_{DD}$	No	Yes
1.8 V regulator for internal core voltage	No	Yes
Maximum voltage on any I/O pin	5.8 V	* $V_{DD} + 3.6$ V (5.8V max)

\*If supply voltage reduced to 0 V then voltage at the pin must be less than 3.6 V


# Supply Voltage Considerations (2 of 2)

## ➤ $V_{IO}$ considerations

- $V_{IO} \leq V_{DD}$
- Not all packages have a  $V_{IO}$  pin
- Reset can be pulled up to VDD

## ➤ $V_{PP}$ considerations

- When using in-application programming (IAP) a 4.7 uF capacitor is required on the  $V_{PP}$  pin
- It is not recommended to use the  $V_{PP}$  pin as GPIO if IAP to be used
  - If GPIO and IAP are required then the external circuit on the pin must not provide a load when the programming is enabled



*Typical Connections*

# Low Power Modes and Clocking

## ➤ Suspend mode operation turns off the internal oscillator

- C8051F34A requires USB resume signaling or VBUS interrupt to exit suspend
- C8051T62x/32x devices exit suspend using
  - Resume signaling or VBUS interrupt
  - Port match
  - Timer 3 if running from external oscillator or the low frequency internal oscillator

## ➤ Clocking options vary between devices

- Porting considerations
  - CLKMUL register remains across all devices for compatibility even though the internal oscillator is used to drive the USBCLK directly

Feature	C8051F34A	C8051T62x
Internal calibrated 24.5 MHz oscillator (divided by 1, 2, 4 or 8)	Yes	No
Internal calibrated 48 MHz oscillator (divided by 1,2,4 or 8)	No	Yes
Internal 80 kHz oscillator (divided by 1, 2, 4 or 8)	Yes	Yes
External CMOS clock (digital input)	Yes	Yes
External oscillator in RC or capacitor mode	Yes	Yes
External oscillator in crystal oscillator mode	Yes	Yes

# Additional Features

## ➤ SMBus/I<sup>2</sup>C


- Optional hardware address recognition and automatic ACK
  - Reduces firmware overhead

## ➤ Port match

- Allows system events to be triggered by a logic value change on a port pin
- Can generate interrupts
- Can wake the device from suspend mode

## ➤ PCA

- Includes 9, 10 and 11 bit PWM generation





SILICON LABS

[www.silabs.com](http://www.silabs.com)

# Developing USB OTP Applications



# The C8051T62x/32x Development Kit

## ➤ **Kit contents for C8051T620 and C8051T622**

- C8051T62x motherboard
- C8051T62x emulation daughter board with C8051F34A installed
- Socket daughter board (one of the following):
  - C8051T62x QFN 32-pin (C8051T620DK)
  - C8051T622 QFN 24-pin (C8051T622DK)
- Twenty device samples (one of the following):
  - C8051T620-GM (C8051T620DK)
  - C8051T622-GM (C8051T622DK)
- C8051Txxx development kit quick-start guide
- Product information CD-ROM includes:
  - Silicon Labs Integrated Development Environment (IDE)
  - Evaluation version of 8051 development tools (macro assembler, linker, C compiler)
  - Source code examples and register definition files
  - Documentation
- AC-to-DC universal power adapter
- Two USB cables

# Required Software

## ➤ **Required software**

- Silicon Labs IDE or 3<sup>rd</sup> party IDE
- C compiler—code limited evaluation versions supplied with the kit

## ➤ **Recommended software**

- Configuration wizard—Configuration Wizard 2
- Virtual com port (VCP) drivers
- ToolStick Terminal
- uVision driver for Keil if using the uVision IDE

Software can be downloaded at  
<http://www.silabs.com/mcudownloads>




SILICON LABS

[www.silabs.com](http://www.silabs.com)

## Using the Kits

# Attaching a Daughter Card


- **Development can start using the flash-based C8051F34A**
  - Plug the C8051T62x EDB emulation daughter board into the motherboard sockets P1 and P2 (C8051T62x EDB has the C8051F34A device)



*Using the C8051F34A for Development*

# Making Mother Board Connections

- **Verify jumper settings with the DK user's guide**
- **Connect USB cable to the mother board P5**
  - Provides code download and debug capability
  - Provides interface to targets UART peripheral if enabled using J11
- **Connect the AC/DC power adapter to the barrel plug P3**



# Verify Tool Flow

## ➤ Build a sample project

- Open T620\_Blinky\_C.wsp project using the Silicon Labs IDE
  - Found in the C:\Silabs\MCU\Examples\C8051T620\_1\_T320\_3 directory
- Build, connect, download and run the project

The screenshot shows the Silicon Labs IDE interface with the following workflow steps overlaid:

- 1. Build:** A blue button labeled 'Build' with a red circle '1' pointing to the Build icon in the toolbar.
- 2. Connect:** A blue button labeled 'Connect' with a red circle '2' pointing to the Connect icon in the toolbar.
- 3. Download:** A blue button labeled 'Download' with a red circle '3' pointing to the Download icon in the toolbar.
- 4. Run:** A blue button labeled 'Run' with a red circle '4' pointing to the Run icon in the toolbar.
- 5. Stop:** A blue button labeled 'Stop' with a red circle '5' pointing to the Stop icon in the toolbar.


The IDE interface includes a menu bar (File, Edit, View, Project, Debug, Tools, Options, Window, Help), a toolbar with various icons, a project tree on the left, a source code editor in the center, and an assembly output window on the right. The assembly output shows instructions like LJMPL, MOV, CLR, etc. A status bar at the bottom indicates the target is C8051F34A.

Note we are using the C8051F34A target board

Silicon Labs IDE

# Blinking the LED


- When the application is running LED1 should be blinking
- Code can be modified and downloaded multiple times using the C8051F34A



*Running the Test Application*

# Developing the Application

- **Make modifications to the example code to provide the required system functionality (recommended) or write the application from scratch**
- **Using the flash-based C8051F34A many code iterations can be done without having to burn the code into the OTP device**
  - Since OTP devices can only be programmed once they would have to be discarded after each code test





# Porting the Application to the OTP Device

- Once the application code has been completed on the flash-based MCU migrate the project to the OTP version
  - Make necessary porting changes based on MCU differences
  - USB clock recovery step size

```
//-----  
// USB0_Init  
//-----  
//  
// Return Value - None  
// Parameters - None  
//  
// - Initialize USB0  
// - Enable USB0 interrupts  
// - Enable USB0 transceiver  
// - Enable USB0 with suspend detection  
//-----  
void Usb_Init(void)  
{  
    POLL_WRITE_BYTE(POWER, 0x08); // Force Asynchronous USB Reset  
    POLL_WRITE_BYTE(IN1IE, 0x07); // Enable Endpoint 0-2 in interrupts  
    POLL_WRITE_BYTE(OUT1IE, 0x07); // Enable Endpoint 0-2 out interrupts  
    POLL_WRITE_BYTE(CMIE, 0x07); // Enable Reset, Resume, and Suspend  
    // interrupts  
#ifdef USB_LOW_SPEED_  
    USB0XCN = 0xC0; // Enable transceiver; select low speed  
    POLL_WRITE_BYTE(CLKREC, 0xA9); // Enable clock recovery; single-step  
    // mode disabled; low speed mode enabled  
#else  
    USB0XCN = 0xE0; // Enable transceiver; select full speed  
    POLL_WRITE_BYTE(CLKREC, 0x89); // Enable clock recovery; single-step  
    // mode disabled  
#endif /* _USB_LOW_SPEED_ */  
  
    EIE1 |= 0x02; // Enable USB0 Interrupts  
    EA = 1; // Global Interrupt enable  
    // Enable USB0 by clearing the USB  
    // Inhibit bit  
    POLL_WRITE_BYTE(POWER, 0x01); // and enable suspend detection  
}
```

Flash Code Flow

```
//-----  
// USB0_Init  
//-----  
//  
// Return Value - None  
// Parameters - None  
//  
// - Initialize USB0  
// - Enable USB0 interrupts  
// - Enable USB0 transceiver  
// - Enable USB0 with suspend detection  
//-----  
void Usb_Init(void)  
{  
    POLL_WRITE_BYTE(POWER, 0x08); // Force Asynchronous USB Reset  
    POLL_WRITE_BYTE(IN1IE, 0x07); // Enable Endpoint 0-2 in interrupts  
    POLL_WRITE_BYTE(OUT1IE, 0x07); // Enable Endpoint 0-2 out interrupts  
    POLL_WRITE_BYTE(CMIE, 0x07); // Enable Reset, Resume, and Suspend  
    // interrupts  
#ifdef USB_LOW_SPEED_  
    USB0XCN = 0xC0; // Enable transceiver; select low speed  
    POLL_WRITE_BYTE(CLKREC, 0xAF); // Enable clock recovery; single-step  
    // mode disabled; low speed mode enabled  
#else  
    USB0XCN = 0xE0; // Enable transceiver; select full speed  
    POLL_WRITE_BYTE(CLKREC, 0x8F); // Enable clock recovery; single-step  
    // mode disabled  
#endif /* _USB_LOW_SPEED_ */  
  
    EIE1 |= 0x02; // Enable USB0 Interrupts  
    EA = 1; // Global Interrupt enable  
    // Enable USB0 by clearing the USB  
    // Inhibit bit  
    POLL_WRITE_BYTE(POWER, 0x01); // and enable suspend detection  
}
```

OTP Code Flow

## Clock Recovery Port Example

# Using the Oscillator

- Internal oscillator is now 48 MHz instead of 12 MHz
- For backward compatibility the clock multiplier registers remain although they provide no functionality

```
-----  
// Sysclk_Init  
-----  
//  
// Return Value - None  
// Parameters - None  
//  
// Initialize system clock to maximum frequency.  
//  
-----  
void Sysclk_Init(void)  
{  
#ifdef _USB_IOW_SPEED_  
    OSCICN |= 0x03;           // Configure internal oscillator for  
                             // its maximum frequency and enable  
                             // missing clock detector  
  
    CLKSEL  = SYS_INT_OSC;    // Select System clock  
    CLKSEL |= USB_INT_OSC_DIV_2; // Select USB clock  
#else  
    OSCICN |= 0x03;           // Configure internal oscillator for  
                             // its maximum frequency and enable  
                             // missing clock detector  
  
    // This clock multiplier code is no longer necessary, but it is retained  
    // here for backwards compatibility with the 'F34x.  
  
    CLKMUL  = 0x00;           // Select internal oscillator as  
                             // input to clock multiplier  
  
    CLKMUL |= 0x80;           // Enable clock multiplier  
    Delay();                   // Delay for clock multiplier to begin  
    CLKMUL |= 0xC0;           // Initialize the clock multiplier  
    Delay();                   // Delay for clock multiplier to begin  
  
    while(!(CLKMUL & 0x20));   // Wait for multiplier to lock  
    CLKSEL  = SYS_INT_OSC;    // Select system clock  
    CLKSEL |= USB_4X_CLOCK;   // Select USB clock  
#endif /* _USB_IOW_SPEED_ */  
}
```

Code remains from the C8051F34A. It can be removed when using the C8051T62x.

# Applications with an ADC

- Voltage reference options can be optimized for dynamic range
- C8051T62x/32x is single ended and doesn't have a mux for the negative input
- SAR clock can remain the same or can be increased for faster sample rates

```
//-----  
// ADC0_Init  
//-----  
//  
// Return Value: None  
// Parameters:   None  
//  
// Configures ADC0 to make single-ended analog measurements on pin P1.1  
//-----  
  
void ADC0_Init (void)  
{  
    ADCOCN = 0x02;           // ADC0 disabled, normal tracking,  
                           // conversion triggered on TMR2 overflow  
  
    REFOCN = 0x03;           // Enable on-chip VREF and buffer  
  
    AMXOP = 0x13;           // ADC0 positive input = P1.1  
    AMXON = 0x1F;           // ADC0 negative input = GND  
                           // i.e., single ended mode  
  
    ADCOCF = ((SYSCLK/3000000)-1)<<3; // set SAR clock to 3MHz  
  
    ADCOCF |= 0x00;         // right-justify results  
  
    EIE1 |= 0x08;          // enable ADC0 conversion complete int.  
  
    ADOEN = 1;             // enable ADC0  
}
```

Flash Code Flow

```
//-----  
// ADC0_Init  
//-----  
//  
// Return Value: None  
// Parameters:   None  
//  
// Configures ADC0 to make single-ended analog measurements on pin P2.5.  
//-----  
  
void ADC0_Init (void)  
{  
    ADCOCN = 0x02;           // ADC0 disabled, normal tracking,  
                           // conversion triggered on TMR2 overflow  
  
    REFOCN = 0x03;           // Enable on-chip VREF and buffer  
  
    AMXOP = 0x0D;           // ADC0 positive input = P2.5  
  
    ADCOCF = ((SYSCLK/3000000)-1)<<3; // Set SAR clock to 3MHz  
  
    ADCOCF |= 0x00;         // Right-justify results  
    ADCOCF |= 0x01;         // Gain = 1  
  
    EIE1 |= 0x08;          // Enable ADC0 conversion complete int.  
  
    ADOEN = 1;             // Enable ADC0  
}
```

OTP Code Flow

## ADC Example

# Measuring Temperature

- **Temperature sensor measurements differ between the two families**
  - Transfer function of the temperature sensors is different
- **OTP devices have temperature compensation at 0 °C using  $V_{DD}$**

```
#define COMP_ADDRESS    0x3FFA        // Location of TOFFH and TOFFL
U16 code COMPENSATION _at_ COMP_ADDRESS; // TOFFH and TOFFL stored in EPROM
                                        // memory
```

```
-----
// ADC0_Init
//
// Return Value : None
// Parameters   : None
// Initialize the ADC to use the temperature sensor.
//
//-----
void ADC0_Init (void)
{
    REF0CN = 0x0E;           // VREF is VDD, Temp. Sensor ON, Bias ON
    AMX0P = 0x1E;           // Selects Temp. Sensor
    ADC0CF = ((SYSCLK/3000000)-1)<<3; // Set SAR clock to 3MHz
    ADC0CF |= 0x04;         // ADC0 is left justified

    ADC0CN = 0x82;          // ADC ON, starts on TMR2 overflow
    EIE1 |= 0x08;          // Enable ADC0 conversion complete int.
}

```

```
temp_scaled *= SLOPE;        // Calculate rounded temperature

// With a left-justified ADC, we have to shift the decimal place
// of temp_scaled to the right so we can match the format of
// OFFSET. Once the formats are matched, we can subtract OFFSET.
temp_scaled = temp_scaled >> OVER_ROUND;

temp_scaled -= OFFSET;      // Apply offset to temp
temp_comp = temp_scaled - COMPENSATION; // Apply TOFFH and TOFFL
```

## OTP Code Flow

• Compensation value stored in code memory


▪ ADC uses  $V_{DD}$  as  $V_{REF}$   
▪ Mux input set to temp sensor

• Firmware uses the new slope, offset and compensation to determine temperature

# Change the Daughter Card

## ➤ Once code porting has been completed

- Attach the C8051T620 SKT DB daughter card into the motherboard sockets P1 and P2
  - C8051T62x QFN SKT DN has a socket for the specific device package
  - Sample devices provided in the kit



Attaching the C8051T62x Daughter Card

# Build, Download and Run the Application

## ➤ Test the OTP application

- Build, connect, download and run the project

The screenshot shows the Silicon Labs IDE interface for a project named 'T620\_Blinky.c'. The workflow is indicated by numbered steps 1 through 5:

- Build:** A blue button labeled 'Build' with a red circle '1' is positioned over the 'Build' icon in the toolbar.
- Connect:** A blue button labeled 'Connect' with a red circle '2' is positioned over the 'Connect' icon in the toolbar.
- Download:** A blue button labeled 'Download' with a red circle '3' is positioned over the 'Download' icon in the toolbar.
- Run:** A blue button labeled 'Run' with a red circle '4' is positioned over the 'Run' icon in the toolbar.
- Stop:** A blue button labeled 'Stop' with a red circle '5' is positioned over the 'Stop' icon in the toolbar.

The IDE window displays the source code for 'T620\_Blinky.c' and the output window at the bottom. The output window shows the following text:

```
Copyright (c) Raisonance S.A.S. 1987-2010. All rights reserved.  
<Memory usage: code=93, internal data=8.0, external data=pdata=0>  
LINK/LOCATE RUN COMPLETE. NO ERROR FOUND.
```

A green callout box at the bottom left contains the text: "Note we are using the C8051T620 target board". A red circle highlights the 'Target: C8051T620' field in the status bar at the bottom right of the IDE window.

# Available Documentation and Software

- Product data sheets available ([www.silabs.com/USB](http://www.silabs.com/USB))
- Data shorts available ([www.silabs.com/USB](http://www.silabs.com/USB))
- Example code included on IDE installation ([www.silabs.com/MCUdownloads](http://www.silabs.com/MCUdownloads))
- USBXpress drivers ([www.silabs.com/USBXpress](http://www.silabs.com/USBXpress))
- Application Notes available ([www.silabs.com/USB](http://www.silabs.com/USB))
  - **AN169** *USBXpress programmer's guide*
  - **AN200** *USB boot loader with shared USBXpress library*
  - **AN220** *USB driver customization*
  - **AN249** *Human interface device tutorial*
  - **AN368** *Difference between the C8051F34A and the C8051T62x and C8051T32x device families*
  - **AN455** *Porting code for C8051F320/1 devices to C8051T320/1 devices*
  - **AN456** *Porting code for C8051F326/7 devices to C8051T326/7 devices*
  - **AN456** *Porting code for C8051F326/7 to C8051T326/7 devices*
  - **AN532** *HID library API specification*
- Best-in-class product support and comprehensive software ecosystem
  - Silicon Labs offers free vendor PID ([www.silabs.com/products/mcu/Pages/request-PID.aspx](http://www.silabs.com/products/mcu/Pages/request-PID.aspx))
  - Pre-programming services





SILICON LABS

[www.silabs.com](http://www.silabs.com)

# Summary



# Summary

- **Silicon Labs USB solutions are designed to reduce cost, simplify design and shorten development time**
  - Best-in-class analog capabilities five times faster than any competitor
  - Accomplish more work in less time with a high performance processing core
  - USB crystal-less operation capability
  - OTP versions for cost sensitive applications
  
- **22 new products supported by a comprehensive development ecosystem**
  - Production-ready software
  - Step-by-step application notes and code examples
  - Easy-to-learn development tools
  
- **Pin and code compatible enabling an easy migration path**
  - C8051F38x is pin and code compatible with the C8051F34x
  - OTP C8051T32x is compatible with flash-based C8051F32x enabling a cost reduction path



SILICON LABS

[www.silabs.com](http://www.silabs.com)

[www.silabs.com/USB](http://www.silabs.com/USB)

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Development Boards & Kits - 8051 category](#):*

*Click to view products by [Silicon Labs manufacturer](#):*

Other Similar products are found below :

[C8051F350-TB](#) [CY3684](#) [C8051F360-TB-K](#) [C8051F310DK](#) [C8051F390-A-DK](#) [C8051F540-TB](#) [C8051F930-TB-K](#) [C8051F850-B-DK](#)  
[EVAL-ADUC814QSZ](#) [EVAL-ADUC831QSZ](#) [EVAL-ADUC832QSZ](#) [EVAL-ADUC834QSZ](#) [EVAL-ADUC841QSZ](#) [EVAL-ADUC845QSPZ](#)  
[FT51A-EVM](#) [MIKROE-2018](#) [MIKROE-2019](#) [MIKROE-257](#) [MIKROE-598](#) [MIKROE-703](#) [PIM447](#) [C8051F060DK](#) [C8051F064EK](#)  
[C8051F226DK](#) [C8051F330DK](#) [C8051F350DK](#) [C8051F380DK](#) [C8051F380-TB-K](#) [C8051F410DK](#) [C8051F500DK](#) [C8051F540DK](#)  
[C8051F580DK](#) [C8051F912DK](#) [C8051F930DK](#) [C8051F970-A-DK](#) [C8051F996DK](#) [C8051F996-TB](#) [EFM8BB1LCK](#) [F990SLIDEREK](#)  
[MCUNIVERSITYKIT](#) [SLBLDC-MTR-RD](#) [SLSTK2000A](#) [SLSTK2011A](#) [SLSTK2020A](#) [SLSTK2022A](#) [iMCU7100EVB](#) [EVAL-](#)  
[ADUC842QS](#) [SLRDK1000A](#) [C8051F912-TB](#) [C8051F380-TB](#)