

1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE (<1.25 GHz)

Features

- 10 differential or 20 LVCMOS outputs Low propagation delay variation:
- Ultra-low additive jitter: 100 fs rms
- Wide frequency range: 1 MHz to 1.25 GHz
- Any-format input with pin selectable output formats: LVPECL, Low Power LVPECL, LVDS, CML, HCSL, LVCMOS
- 2:1 mux with hot-swappable inputs
- Asynchronous output enable
- Individual output enable
- Low output-output skew: <50 ps

- Low propagation delay variation: <400 ps
- Independent V_{DD} and V_{DDO}: 1.8/2.5/3.3 V
- Excellent power supply noise rejection (PSRR)
- Selectable LVCMOS drive strength to tailor jitter and EMI performance
- Small size: 44-QFN (7 mm x 7 mm)
- RoHS compliant, Pb-free
- Industrial temperature range: −40 to +85 °C



Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution


Pin Assignments Si53315 . 등 818 위용 구 등 818 818 등 • 9 9 9 9 9 9 9 9 9 9 OE2 SFOUT[0] SFOUT[1] 88888888 OE₁ Q2 OF8 GND G<u>ND</u> Q1 PAD Q1 Q0 OE0 **(23** 00000000000 Very CLK1

Patents pending

Description

The Si53315 is an ultra low jitter ten output differential buffer with pin-selectable output clock signal format and individual OE. The Si53315 features a 2:1 mux, making it ideal for redundant clocking applications. The Si53315 utilizes Skyworks Solutions' advanced CMOS technology to fanout clocks from 1 MHz to 1.25 GHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53315 features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.

Functional Block Diagram



Si53315

TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	
2. Functional Description	
2.1. Universal, Any-Format Input	
2.2. Input Bias Resistors	
2.3. Universal, Any-Format Output Buffer	
2.4. Input Mux and Output Enable Logic	
2.5. Power Supply (V _{DD} and V _{DDOX})	
2.6. Output Clock Termination Options	
2.7. AC Timing Waveforms	
2.8. Typical Phase Noise Performance	
2.9. Input Mux Noise Isolation	
2.10. Power Supply Noise Rejection	
3. Pin Description: 44-Pin QFN	
4. Ordering Guide	
5. Package Outline	
5.1. 7x7 mm 44-QFN Package Diagram	
6. PCB Land Pattern	
6.1. 7x7 mm 44-QFN Package Land Pattern	
7. Top Marking	
7.1. Si53315 Top Marking	
7.2. Top Marking Explanation	
Contact Information	

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature	T _A		-40	_	85	°C
Supply Voltage Range*	V_{DD}	LVDS, CML, HCSL, LVCMOS	1.71	1.8	1.89	V
		LVPECL, low power LVPECL,	2.38	2.5	2.63	V
		LVDS, CML, HCSL, LVCMOS	2.97	3.3	3.63	V
Output Buffer Supply	V_{DDO}	LVDS, CML, HCSL, LVCMOS	1.71	_	1.89	V
Voltage*		LVPECL, low power LVPECL,	2.38	_	2.63	V
		LVDS, CML, HCSL, LVCMOS	2.97	_	3.63	V
*Note: Core supply V _{DD} and	output buffer s	supplies V _{DDO} are independent.	•		•	

Table 2. Input Clock Specifications

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Differential Input Common Mode Voltage	V _{CM}	$V_{DD} = 2.5 \text{ V} \pm 5\%, 3.3 \text{ V} \pm 10\%$	0.05			V
Input Swing (single-ended, peak-to- peak)	V _{IN}		0.1	_	1.1	٧
Input Voltage High	V _{IH}		V _{DD} x 0.7	_	_	V
Input Voltage Low	V _{IL}		_	_	V _{DD} x 0.3	V
Input Capacitance	C _{IN}			5	_	pF

Table 3. DC Common Characteristics

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%,T_A = –40 to 85 $^{\circ}$ C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Current	I _{DD}		_	TBD	100	mA
Output Buffer	I _{DDOX}	LVPECL (3.3 V)	_	35	_	mA
Supply Current (Per Clock Output)		Low Power LVPECL (3.3 V)	_	30	_	mA
@100 MHz		LVDS (3.3 V)	_	20	_	mA
		CML (3.3 V)	_	30	_	mA
		HCSL, 100 MHz, 2 pF load (3.3 V)	_	35	_	mA
		CMOS (1.8 V, SFOUT = Open/0), per output, C _L = 5 pF, 200 MHz	_	5	_	mA
		CMOS (2.5 V, SFOUT = Open/0), per output, C _L = 5 pF, 200 MHz	_	8	_	mA
		CMOS (3.3 V, SFOUT = 0/1), per output, C _L = 5 pF, 200 MHz	_	15	_	mA
Leakage Current	ΙL	Input leakage at all inputs except CLKIN, V _{IN} = 0 V	_		TBD	μΑ
		Input leakage at CLKIN V _{IN} = 0 V	_	_	TBD	μА
Voltage Reference	V _{REF}	V _{REF} pin	_	VDD/2	_	V
Input High Voltage	V _{IH}	SFOUTX, DIVX 3-level input pins	0.85 x VDD	_	_	V
Input Mid Voltage	V _{IM}	SFOUTX, DIVX 3-level input pins	0.45 x VDD	0.5 x VDD	0.55 x VDD	V
Input Low Voltage	V _{IL}	SFOUTX, DIVXpin 3-level input pins		_	0.15 x VDD	V
Internal Pull-down Resistor	R _{DOWN}	CLK_SEL, DIVA, DIVB, SFOUTA[1], SFOUTB[1]	—	25	_	kΩ
Internal Pull-up Resistor	R _{UP}	SFOUTA[1], SFOUTB[1], DIVA, DIVB, OEX, OEX		25		kΩ

Table 4. DC Characteristics—LVPECL and Low Power LVPECL

 $(V_{DD} = 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage High	V _{OH}	$R_L = 50 \Omega$ to $V_{DDOX} - 2 V$	V _{DDOX} – 1.145	_	V _{DDOX} – 0.895	V
Output Voltage Low	V _{OL}	$R_L = 50 \Omega \text{ to } V_{DDOX} - 2 V$	V _{DDOX} – 1.945	_	V _{DDOX} – 1.695	V
Output DC Common Mode Voltage	V _{COM}		V _{DDOX} – 1.895	_	V _{DDOX} – 1.425	V
Single-Ended Output Swing	V _{SE}	Terminate unused outputs to $R_L = 50 \Omega$ to $V_{DDOX} - 2 V$	0.25	0.60	0.85	V

Table 5. DC Characteristics—CML

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%,T_A = –40 to 85 $^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single-Ended Output Swing	V_{SE}	Terminated as shown in Figure 6 (CML termination).	300	400	500	mV

Table 6. DC Characteristics—LVDS

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%,T_A = –40 to 85 $^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single-Ended Output Swing	V_{SE}	R_L = 100 Ω across Q_N and \overline{Q}_N	247	_	454	mV
Output Common Mode Voltage (V _{DDO} = 2.5 V or 3.3 V)	V _{COM1}	V_{DDOX} = 2.38 to 2.63 V, 2.97 to 3.63 V, R _L = 100 Ω across Q _N and \overline{Q}_{N}	1.10	1.25	1.35	V
Output Common Mode Voltage (V _{DDO} = 1.8 V)	V _{COM2}	V_{DDOX} = 1.71 to 1.89 V, R_L = 100 Ω across Q_N and \overline{Q}_N	0.85	0.97	1.10	V

Table 7. DC Characteristics—LVCMOS

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Output Voltage High*	V _{OH}		0.8 x V _{DDOX}		_	V	
Output Voltage Low [*]	V _{OL}		_	_	0.2 x V _{DDOX}	V	
*Note: I _{OH} and I _{OL} per t	Note: I _{OH} and I _{OL} per the Output Signal Format Table for specific V _{DDOX} and SFOUTX settings.						

Table 8. DC Characteristics—HCSL

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%,T_A = –40 to 85 $^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage High	V _{OH}	$R_L = 50 \Omega$ to GND	550	700	850	mV
Output Voltage Low	V _{OL}	$R_L = 50 \Omega$ to GND	-150	0	150	mV
Single-Ended Output Swing	V_{SE}	R_L = 50 Ω to GND	_	700		mV
Crossing Voltage	V _C	$R_L = 50 \Omega$ to GND	250	350	550	mV

Table 9. AC Characteristics

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%, T_A = –40 to 85 $^{\circ}$ C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency	F	LVPECL, low power LVPECL, LVDS, CML, HCSL	1	_	1250	MHz
		LVCMOS	1	_	200	MHz
Duty Cycle Note: 50% input duty	D _C	200 MHz, 50 Ω to V _{DD} /2, 20/80% T _R /T _F <10% of period (LVCMOS)	TBD	TBD	TBD	%
cycle.		20/80% T _R /T _F <10% of period (Differential)	48	50	52	%
Minimum Input Clock Slew Rate ¹	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	_	_	V/ns
Output Rise/Fall Time	T _R /T _F	LVPECL, LVDS, CML, HCSL, 20/80%			350	ps
		200 MHz, 50 Ω, 20/80%, 2 pF load (LVCMOS)	TBD	TBD	750	ps
Minimum Input Pulse Width	T _W		500			ps
Additive Jitter (Differential Clock Input)	J	V _{DD} = 2.5/3.3 V, LVPECL/LVDS, F = 725 MHz, 0.75 V/ns input slew rate	_	60	80	fs
Propagation Delay	T _{PLH,} T _{PHL}	Low to high, high to low Single-ended	TBD	_	TBD	ns
		Low to high, high to low Differential	TBD	_	TBD	ns
Output Enable Time ²	T _{EN}	F = 1 MHz	_	2	_	μs
		F = 100 MHz	_	60	_	ns
		F = 725 MHz	_	50	_	ns
Output Disable Time ²	T _{DIS}	F = 1 MHz	_	2	_	μs
		F = 100 MHz	_	25	_	ns
		F = 725 MHz	_	15	_	ns

Notes:

- 1. For clock division applications, a minimum input clock slew rate of 30 mV/ns is required.
- 2. See Figure 4.
- 3. Defined as skew between outputs on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- **4.** Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V_{DDOX} (1.8 V = 50 mV_{PP}, 2.5/3.3 V = 100 mV_{PP}) and noise spur amplitude measured. See AN491 for further details.

Table 9. AC Characteristics (Continued)

(V_{DD} = 1.8 V \pm 5%, 2.5 V \pm 5%, or 3.3 V \pm 10%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output to Output Skew	T _{SK}	Identical Configuration, Single-ended (${\sf Q}_{\sf N}$ to ${\sf Q}_{\sf M}$)	_		100	ps
		Identical Configuration, Differential (Q_N to Q_M)	_	_	50	ps
Part to Part Skew ³	T _{PS}	Identical configuration	_	50	_	ps
Power Supply Noise	PSRR	10 kHz sinusoidal noise	_	-90	_	dBc
Rejection ⁴		100 kHz sinusoidal noise	_	-90	_	dBc
		500 kHz sinusoidal noise	_	-80	_	dBc
		1 MHz sinusoidal noise	_	-70	_	dBc

Notes:

- 1. For clock division applications, a minimum input clock slew rate of 30 mV/ns is required.
- 2. See Figure 4.
- 3. Defined as skew between outputs on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- **4.** Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V_{DDOX} (1.8 V = 50 mV_{PP}, 2.5/3.3 V = 100 mV_{PP}) and noise spur amplitude measured. See AN491 for further details.

Table 10. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	46.2	°C/W
Thermal Resistance, Junction to Case	$\theta_{\sf JC}$	Still air	27.1	°C/W

Table 11. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage Temperature	T _S		– 55	_	150	°C
Supply Voltage	V_{DD}		-0.5	_	3.8	V
Input Voltage	V _{IN}		-0.5	_	V _{DD} + 0.3	V
Output Voltage	V _{OUT}		_	_	V _{DD} + 0.3	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 kΩ	2000		_	V
ESD Sensitivity	CDM		500	_	_	V
Peak Soldering Reflow Temperature	T _{PEAK}	Pb-Free; Solder reflow profile per JEDEC J-STD-020	_	_	260	°C
Maximum Junction Temperature	TJ		_	_	125	°C

Note: Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. Functional Description

The Si53315 is a low jitter, low skew 1:10 differential buffer with an integrated 2:1 input mux and individual OE control. The device has a universal input that accepts most common differential or LVCMOS input signals. A clock select pin is used to select the active input clock. The selected clock input is routed to two independent banks of outputs. Each output bank features control pins to select signal format and LVCMOS drive strength settings. In addition, each clock output has an independent OE pin for individual clock enable/disable.

2.1. Universal, Any-Format Input

The Si53315 has a universal input stage that enables simple interfacing to a wide variety of clock formats, including LVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 12 and 13 summarize the various input ac- and dc-coupling options supported by the device. Figures 1 and 2 show the recommended input clock termination options.

	LVPECL		LVC	MOS	LV	DS
	AC-Couple	DC-Couple	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	N/A	N/A	No	Yes	Yes	No
2.5/3.3 V	Yes	Yes	No	Yes	Yes	Yes

Table 12. LVPECL, LVCMOS, and LVDS

Table 13. HCSL and CML

	HCSL		CML	
	AC-Couple DC-Couple		AC-Couple	DC-Couple
1.8 V	No	No	Yes	No
2.5/3.3 V	No	Yes (3.3 V)	Yes	No




Figure 1. Differential LVPECL, LVDS, CML AC-Coupled Input Termination





Figure 2. LVCMOS DC-Coupled Input Termination



Note: 33 Ohm series termination is optional depending on the location of the receiver.

Figure 3. Differential DC-Coupled Input Terminations

2.2. Input Bias Resistors

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The noninverting input is biased with a 18.75 k Ω pulldown to GND and a 75 k Ω pullup to V_{DD}. The inverting input is biased with a 75 k Ω pullup to V_{DD}.




Figure 4. Input Bias Resistors

2.3. Universal, Any-Format Output Buffer

The Si53315 has highly flexible output drivers that support a wide range of clock signal formats, including LVPECL, low power LVPECL, LVDS, CML, HCSL, and LVCMOS. SFOUT[0] and SFOUT[1] are 3-level inputs that can be pin-strapped to select the clock signal formats for all of the outputs, Q0 through Q9. This feature enables the device to be used for format/level translation in addition to clock distribution, minimizing the number of unique buffer part numbers required in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMOS drive strength options are available for each V_{DDO} setting.

SFOUT[1]	SFOUT[0]	V _{DDOX} = 3.3 V	V _{DDOX} = 2.5 V	V _{DDOX} = 1.8 V
Open*	Open*	LVPECL	LVPECL	N/A
0	0	LVDS	LVDS	LVDS
0	1	LVCMOS, 24 mA drive	LVCMOS, 18 mA drive	LVCMOS, 12 mA drive
1	0	LVCMOS, 18 mA drive	LVCMOS, 12 mA drive	LVCMOS, 9 mA drive
1	1	LVCMOS, 12 mA drive	LVCMOS, 9 mA drive	LVCMOS, 6 mA drive
Open*	0	LVCMOS, 6 mA drive	LVCMOS, 4 mA drive	LVCMOS, 2 mA drive
Open*	1	LVPECL Low power	LVPECL Low power	N/A
0	Open*	CML	CML	CML
1	Open*	HCSL	HCSL	HCSL

Table 14. Output Signal Format Selection

*Note: SFOUT[1:0] are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin floats to $V_{\rm DD}/2$.

2.4. Input Mux and Output Enable Logic

The Si53315 provides two clock inputs for applications that need to select between one of two clock sources. The CLK_SEL pin selects the active clock input. The table below summarizes the input and output clock based on the input mux and output enable pin settings.

Table 15. Input Mux and Output Enable Logic

CLK_SEL	CLK0	CLK1	OE ¹	Q ²
L	L	Х	Н	L
L	Н	Х	Н	Н
Н	Х	L	Н	L
Н	Х	Н	Н	Н
Х	Х	Х	L	L ³

Notes:


- 1. Output enable active high
- 2. On the next negative transition of CLK0 or CLK1.
- 3. Single-end: Q=low, $\overline{Q}=high$ Differential: Q=low, $\overline{Q}=high$

2.5. Power Supply $(V_{DD} \text{ and } V_{DDOX})$


The device includes separate core (V_{DD}) and output driver supplies (V_{DDOX}). This feature allows the core to operate at a lower voltage than V_{DDO} , reducing current consumption in mixed supply applications. The core V_{DD} supports 3.3, 2.5, or 1.8 V. Each output bank has its own V_{DDOX} supply, supporting 3.3, 2.5, or 1.8 V.


2.6. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused output clocks should be left floating.




DC Coupled LVPECL Termination Scheme 2





3.3V LVPECL: $R_1 = 82.5$ Ohm, $R_2 = 127$ Ohm, Rb = 120 Ohm **2.5V LVPECL:** $R_1 = 62.5$ Ohm, $R_2 = 250$ Ohm, Rb = 90 Ohm


AC Coupled LVPECL Termination Scheme 2




3.3V LVPECL: Rb = 120 Ohm **2.5V LVPECL**: Rb = 90 Ohm

Figure 5. LVPECL Output Termination


DC Coupled LVDS and Low-Power LVPECL Termination




AC Coupled LVDS Termination



AC Coupled CML Termination



DC Coupled HCSL Receiver Termination



DC Coupled HCSL Source Termination




Figure 6. LVDS, CML, and HCSL Output Termination






Figure 7. LVCMOS Output Termination

Table 16. Recommended LVCMOS R_S Series Termination

SFOUT[1]	SFOUT[0]	R _S (ohms)		
		3.3 V	2.5 V	1.8 V
0	1	33	33	33
1	0	33	33	33
1	1	0	0	0
Open	0	0	0	0

2.7. AC Timing Waveforms







Rise/Fall Time

Figure 8. AC Waveforms

2.8. Typical Phase Noise Performance



Source Jitter



Total Jitter

Figure 9. Si53315 Phase Noise

Note: Measured single-endedly.

Table 17. Si53315 Additive Jitter

Frequency (MHz)	Source Jitter (fs)	Total Jitter (fs)	Additive Jitter (fs)
156.25	39.34	191.58	187.50
312.5	30.26	106.37	101.98
625	22.77	55.00	50.07

2.9. Input Mux Noise Isolation




Figure 10. Input Mux Noise Isolation

2.10. Power Supply Noise Rejection

The device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements. For more information, see AN491: Power Supply Rejection for Low Jitter Clocks.




Figure 11. Power Supply Noise Rejection (100 mVpp Sinusoidal Power Supply Noise Applied)

3. Pin Description: 44-Pin QFN




Table 18. Pin Description

Pin#	Name	Description
1	OE2	Output enable—Output 2 When OE = high, the Q2 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE2 contains an internal pull-up resistor.
2	SFOUT[0]	Output signal format control pin [0] Three-level input control. Internally biased at $V_{DD}/2$. Can be left floating or tied to ground or V_{DD} .
3	OE1	Output enable—Output 1 When OE = high, the Q1 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE1 contains an internal pull-up resistor.
4	Q2	Output clock 2 (complement)
5	Q2	Output clock 2
6	GND	Ground
7	Q1	Output clock 1 (complement)

Table 18. Pin Description (Continued)

8	Q1	Output clock 1
9	Q0	Output clock 0 (complement)
10	Q0	Output clock 0
11	OE0	Output enable—Output 0 When OE = high, the Q0 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE0 contains an internal pull-up resistor.
12	V _{DD}	Core voltage supply Bypass with 1.0 μF capacitor and place close to the V_{DD} pin as possible
13	OE3	Output Enable 3 When OE = high, the Q3 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE3 contains an internal pull-up resistor.
14	CLK0	Input clock 0
15	CLK0	Input clock 0 (complement) When CLK0 is driven by a single-ended input, connect V _{REF} to CLK0. CLK0 contains an internal pull-up resistor.
16	OE4	Output Enable 4 When OE = high, Q4 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE4 contains an internal pull-up resistor.
17	V _{REF}	Input reference voltage When driven by a LVCMOS clock input, connect the unused clock input to V_{REF} and a 0.1 μF cap to ground. When driven by a differential clock, do not connect the V_{REF} pin.
18	OE5	Output Enable 5 When OE = high, Q5 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE5 contains an internal pull-up resistor.
19	CLK1	Input clock 1

Table 18. Pin Description (Continued)

		· · · · · · · · · · · · · · · · · · ·
20	CLK1	Input clock 1 (complement) When CLK1 is driven by a single-ended input, connect V _{REF} to CLK1. CLK1 contains an internal pull-up resistor
21	OE6	Output Enable 6 When OE = high, Q6 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE6 contains an internal pull-up resistor.
22	GND	Ground
23	OE9	Output Enable 9 When OE = high, the Output 9 outputs are enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE9 contains an internal pull-up resistor.
24	Q9	Output clock 9 (complement)
25	Q9	Output clock 9
26	Q8	Output clock 8 (complement)
27	Q8	Output clock 8
28	NC	No Connect
29	Q7	Output clock 7 (complement)
30	Q7	Output clock 7
31	OE8	Output Enable 8 When OE = high, Q8 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE8 contains an internal pull-up resistor.
32	SFOUT[1]	Output signal format control pin [1] Three-level input control. Internally biased at $V_{DD}/2$. Can be left floating or tied to ground or V_{DD} .
33	OE7	Output Enable 7 When OE = high, Q7 is enabled. When OE = low, Q is held low, and \overline{Q} is held high for differential formats. For LVCMOS, both Q and \overline{Q} are held low when OE is set low. OE7 contains an internal pull-up resistor.
34	V _{DDOB}	Output voltage supply – Bank B (Outputs Q5 through Q9) Bypass with 1.0 µF capacitor and place as close to V _{DDOB} pin as possible.
35	Q6	Output clock 6 (complement)

Table 18. Pin Description (Continued)

36	Q6	Output clock 6
30	Ųΰ	Output clock 6
37	Q5	Output clock 5 (complement)
38	Q5	Output clock 5
39	CLK_SEL	MUX input select pin (LVCMOS) When CLK_SEL is high, CLK1 is selected When CLK_SEL is low, CLK0 is selected CLK_SEL contains an internal pull-down resistor
40	Q4	Output clock 4 (complement)
41	Q4	Output clock 4
42	Q3	Output clock 3 (complement)
43	Q3	Output clock 3
44	$V_{\rm DDOA}$	Output voltage supply – Bank A (Outputs Q0 to Q4) Bypass with 1.0 µF capacitor and place as close to V _{DDOA} pin as possible.
GND Pad	GND	Ground Pad Power supply ground and thermal relief

4. Ordering Guide

Part Number	Package	PB-Free, ROHS-6	Temperature
Si53315-B-GM	44-QFN	Yes	–40 to 85 °C

5. Package Outline

5.1. 7x7 mm 44-QFN Package Diagram




Figure 12. Si53315 7x7 mm 44-QFN Package Diagram

Table 19. Package Diagram Dimensions

Dimension	MIN	NOM	MAX	
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.18	0.25	0.30	
D		7.00 BSC		
D2	2.65	2.80	2.95	
е	0.50 BSC			
Е		7.00 BSC		
E2	2.65	2.80	2.95	
L	0.30	0.40	0.50	
aaa	_	_	0.10	
bbb	_	_	0.10	
ccc	_	_	0.08	
ddd			0.10	

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. PCB Land Pattern

6.1. 7x7 mm 44-QFN Package Land Pattern




Figure 13. Si53315 7x7 mm 44-QFN Package Land Pattern

Dimension	Min	Max
C1	6.80	6.90
C2	6.80	6.90
E	0.50 BSC	
X1	0.20	0.30

Table 20. PCB Land Pattern

Dimension	Min	Max
X2	2.85	2.95
Y1	0.75	0.85
Y2	2.85	2.95

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design


- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 2x2 array of 1.0 mm square openings on 1.45 mm pitch should be used for the center ground pad.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Top Marking

7.1. Si53315 Top Marking



7.2. Top Marking Explanation

Mark Method:	Laser	
Font Size:	1.9 Point (26 mils) Right-Justified	
Line 1 Marking:	Device Part Number	53315-B-GM
Line 2 Marking:	YY = Year WW = Work Week	Assigned by Assembly Supplier. Corresponds to the year and work week of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking:	Circle = 1.3 mm Diameter Center-Justified	"e3" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW
Line 4 Marking	Circle = 0.75 mm Diameter Filled	Pin 1 Identification

NOTES:









www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below:

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 LV5609LP-E NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C 6ES7212-1AF40-0XB0 EC4P-221-MRXD1 6EP1332-1SH71 6ES7222-1BH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI 8V79S680NLGI ISPPAC-CLK5312S-01TN48I