Si5347/46

SILICON LABS DUAL/QUAD DSPLL ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATORS

steps per DSPLL

• V_{DD}: 1.8 V ±5%

• V_{DDA}: 3.3 V ±5%

3.3V, 2.5V, or 1.8V

Output-output skew:

<100 ps per DSPLL

volatile OTP memory

8 output, 64 QFN

4 output, 44 QFN

Serial interface: I²C or SPI

In-circuit programmable with non-

ClockBuilder Pro software tool

simplifies device configuration

Si5347: Quad DSPLL, 4 input,

Si5346: Dual DSPLL, 4 input,

Pb-free, RoHS-6 compliant

Carrier Ethernet switches

Broadcast video

Temperature range: -40 to +85 °C

Core voltage:

DCO mode: as low as 0.01 ppb

Independent output supply pins:

Features

Four or two independent DSPLLs in Automatic free-run and holdover modes
 Each DSPLL generates any output frequency from any input frequency
 Input frequency range:
 Automatic free-run and holdover modes
 Fastlock: <200 ms lock time Glitchless on-the-fly DSPLL
 frequency changes


- Differential: 8 kHz to 750 MHz
 - Differential: 8 KHz to 750 MHz
- LVCMOS: 8 kHz to 250 MHz
- Output frequency range:
 Differentials on to 200 MI
 - Differential: up to 800 MHzLVCMOS: up to 250 MHz
 - LVCMOS: up to 250 MHz
- Jitter performance:
 <100 fs typ (12 kHz–20 MHz)
- Flexible crosspoints route any input to any output clock
- Programmable jitter attenuation bandwidth per DSPLL: 0.1 Hz to 4 kHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, programmable signal swings
- Status monitoring (LOS, OOF, LOL)
- Hitless input clock switching: automatic or manual
- Locks to gapped clock inputs


Applications

- OTN Muxponders and Transponders
- 10/40/100G network line cards
- GbE/10GbE/100GbE Synchronous Ethernet

Description

The Si5347 is a high performance jitter attenuating clock multiplier which integrates four any-frequency DSPLLs for applications that require maximum integration and independent timing paths. The Si5346 is a dual DSPLL version in a smaller package. Each DSPLL has access to any of the four inputs and can provides low jitter clocks on any of the device outputs. Based on 4th generation DSPLL technology, these devices provide any-frequency conversion with typical jitter performance of 100 fs. Each DSPLL supports independent free-run, holdover modes of operation, and offers automatic and hitless input clock switching. The Si5347/46 is programmable via a serial interface with in-circuit programmable non-volatile memory so that it always powers up with a known configuration. Programming the Si5347/46 is made easy with Silicon Labs' ClockBuilderPro software. Factory pre-programmed devices are also available.





Preliminary Rev. 0.9 7/14

Copyright © 2014 by Silicon Laboratories

Si5347/46

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Functional Block Diagram






TABLE OF CONTENTS

1. Typical Application Schematic	4
2. Electrical Specifications	5
3. Detailed Block Diagram	.19
4. Functional Description	.21
4.1. Frequency Configuration	.21
4.2. DSPLL Loop Bandwidth	.21
4.3. Modes of Operation	
4.4. Digitally-Controlled Oscillator (DCO) Mode	
4.5. External Reference (XA/XB)	
4.6. Inputs (IN0, IN1, IN2, IN3)	
4.7. Fault Monitoring	
4.8. Outputs	
4.9. Power Management	
4.10. In-Circuit Programming	
4.11. Serial Interface	
4.12. Custom Factory Preprogrammed Parts	
5. Register Map	
5.1. Addressing Scheme	
6. Pin Descriptions	
7. Ordering Guide	
8. Package Outlines	
8.1. Si5347 9x9 mm 64-QFN Package Diagram	
8.2. Si5346 7x7 mm 44-QFN Package Diagram	
9. PCB Land Pattern	
10. Top Marking	
11. Device Errata	
Appendix—Advance Product Information Revision History	
Contact Information	.54



1. Typical Application Schematic




Figure 1. Using The Si5347 to Clean Gapped Clocks in an OTN Application



2. Electrical Specifications

Table 1. Recommended Operating Conditions

(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T _A	-40	25	85	°C
Junction Temperature	TJ _{MAX}	—	—	125	°C
Core Supply Voltage	V _{DD}	1.71	1.80	1.89	V
	V _{DDA}	3.14	3.30	3.47	V
Output Driver Supply Voltage	V _{DDO}	3.14	3.30	3.47	V
		2.38	2.50	2.62	V
		1.71	1.80	1.89	V
Status Pin Supply Voltage	V _{DDS}	3.14	3.30	3.47	V
		1.71	1.80	1.89	V
Note: All minimum and maximum speci Typical values apply at nominal s					

Table 2. DC Characteristics

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
Core Supply Current	I _{DD}	Si5347	Notes ¹ , ²	_	270	365	mA
		Si5346	-	_	_	173	mA
	I _{DDA}	Si5347			125	137	mA


Note:

- 1. Si5347 test configuration: 7 x 2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.
- 2. Si5346 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
- 3. Differential outputs terminated into an AC coupled 100 Ω load.
- 4. LVCMOS outputs measured into a 6 inch 50 Ω PCB trace with 5 pF load.

Differential Output Test Configuration



LVCMOS Output Test Configuration



5. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.



Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Co	ondition	Min	Тур	Max	Units
Output Buffer Supply Current	I _{DDOx}		LVPECL Output ³ @ 156.25 MHz		23	25	mA
		LVDS Output ³ @ 156.25 MHz 3.3V LVCMOS ⁴ output @ 156.25 MHz		_	16	18	mA
					19	26	mA
		2.5V LVCMOS ⁴ output @ 156.25 MHz		_	15	19	mA
		1.8V LVCMOS ⁴ output @ 156.25 MHz			11	13	mA
Total Power Dissipation	P _d	Si5347	Note ^{1,5}		1180	1380	mW
		Si5346	Note ² , ⁵		883		mW


Note:

- 1. Si5347 test configuration: 7 x 2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.
- 2. Si5346 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
- 3. Differential outputs terminated into an AC coupled 100 Ω load.
- 4. LVCMOS outputs measured into a 6 inch 50 Ω PCB trace with 5 pF load.





LVCMOS Output Test Configuration



5. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.



Table 3. Input Specifications

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, \text{ V}_{DDA} = 3.3 \text{ V} \pm 5\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Differential or Single-En	ded - AC Co	oupled (IN0/IN0, IN1/IN1, IN2	2/IN2, IN3/IN	3)		ŀ
Input Frequency Range	f _{IN_DIFF}		0.008	—	750	MHz
Voltage Swing	V _{IN}	f _{in} < 400 MHz	100		1000	mVpp_se
		600 MHz < f _{in} < 800 MHz	225	—	1000	mVpp_se
		f _{in} > 800 MHz	375	—	1000	mVpp_se
Slew Rate ^{1,2}	SR		400			V/µs
Duty Cycle	DC		40	—	60	%
Capacitance	C _{IN}			2		pF
LVCMOS - DC Coupled ((INO, IN1, IN	2, IN3)		1		
Input Frequency	f _{IN_CMOS}		0.008	_	250	MHz
Input Voltage	V _{IL}		-0.2	—	0.18	V
	V _{IH}		0.7			V
Slew Rate ^{1,2}	SR		400	—		V/µs
Minimum Pulse Width	PW	Pulse Input	1.6	—		ns
Input Resistance	R _{IN}		_	8		kΩ
REFCLK (Applied to XA	/XB)	· · · · · ·		1		
REFCLK Frequency	f _{IN_REF}	Frequency range for best output jitter performance	48		54	MHz
Input Voltage Swing	V _{IN}		350		1600	mVpp_se
Slew rate ^{1,2}	SR	Imposed for best jitter per- formance	400		_	V/µs
Input Duty Cycle	DC		40	—	60	%

Imposed for jittle performance
 Rise and fall times can be estimated using the following simplified equation: tr/tf₈₀₋₂₀ = ((0.8 - 0.2) x V_{IN_Vpp_se}) / SR
 V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}.
 A programmable internal divider (P_{REF}) is available to help support REFCLK frequencies up to 200 MHz.



Table 4. Control Input Pin Specifications

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5347 Control Input Pins (I2C DSPLL_SEL1)	_SEL, RST, OE	0, A1, SCLK, A0/	CS, FINC, A0	CS, SD	A, SDI, DSPLL	_SEL0,
Input Voltage	V _{IL}		-0.1	—	$0.3 \times V_{DDIO}^{*}$	V
	V _{IH}		$0.7 \times V_{DDIO}^{*}$	—	3.6	V
Input Capacitance	C _{IN}		—	2	—	pF
Input Resistance	١L		—	20	—	kΩ
Minimum Pulse Width	PW	RST	50		—	ns
Si5347 Control Input Pins (FDI	EC, OE1)		11			
Input Voltage	V _{IL}		-0.1		$0.3 \text{ x V}_{\text{DDS}}$	V
	V _{IH}		$0.7 \mathrm{x} \mathrm{V}_{\mathrm{DDS}}$		3.6	V
Input Capacitance	C _{IN}		—	2	—	pF
Input Resistance	١L		—	20	—	kΩ
Minimum Pulse Width	PW	FDEC	50		—	ns
Si5346 Control Input Pins (I2C	_SEL, RST, OE	0, 0E1, A1, SCL	K, A0/ <mark>CS</mark> , SDA	A, SDI)		
Input Voltage	V _{IL}		-0.1	—	$0.3 \times V_{DDIO}^{*}$	V
	V _{IH}		$0.7 ext{ x V}_{ ext{DDIO}}^{ ext{*}}$		3.6	V
Input Capacitance	C _{IN}			2	—	pF
Input Resistance	١L		_	20		kΩ
Minimum Pulse Width	PW	RST	50	_		ns
*Note: V _{DDIO} is determined by the I	O_VDD_SEL bit.	It is selectable as V	/ _{DDA} or V _{DD} .		1	



Table 5. Differential Clock Output Specifications

 $(V_{DD} = 1.8 V \pm 5\%, V_{DDA} = 3.3V \pm 5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, or 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Units		
Output Frequency	f _{OUT}			0.0001		800	MHz		
Duty Cycle	DC	f < 400	MHz	48		52	%		
		400 MHz < f < 800 MHz		45		55	%		
Output-Output Skew	Т _{SK}	Differentia	al Output	_		100	ps		
OUT-OUT Skew	T _{SK_OUT}	Measured from the positive to negative output pins		—	_	100	ps		
Output Voltage Swing ¹	Normal Sv	ving Mode							
	V _{OUT}	V _{DDO} = 3.3 V,	LVDS	370	470	570	mVpp_se		
		2.5 V, or 1.8 V	LVPECL	650	820	1050			
	Low Powe	Low Power Mode							
	V _{OUT}	V _{DDO} = 3.3 V, 2.5 V, or 1.8 V	LVDS	310	420	530	mVpp_se		
		V _{DDO} = 3.3 V, 2.5 V, or 1.8 V	LVPECL	590	830	1063	-		
Common Mode Voltage ^{1,2,3}	Normal Swing or Low Power Modes								
	V _{CM}	V _{DDO} = 3.3 V	LVDS	1.12	1.23	1.34	V		
			LVPECL	1.90	2.0	2.13			
		V _{DDO} = 2.5 V	LVPECL, LVDS	1.17	1.23	1.30	-		
Rise and Fall Times	t _R /t _F	Normal Sw	ing Mode	_	170	220	ps		
(20% to 80%)	Low		er Mode		250	320			
Differential Output Impedance ⁴	Z _O	Z _O Normal Swing			100	—	Ω		
		Low Pow	er Mode	_	Hi-Z	—	Ω		



Table 5. Differential Clock Output Specifications (Continued)

 $(V_{DD} = 1.8 V \pm 5\%, V_{DDA} = 3.3V \pm 5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, or 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units		
Power Supply Noise Rejection ⁵	PSRR	Normal Swing Mode						
		10 kHz sinusoidal noise		-93		dBc		
		100 kHz sinusoidal noise		-93	—			
		500 kHz sinusoidal noise		-84	_			
		1 MHz sinusoidal noise		-79	_			
		Low Power Mode						
		10 kHz sinusoidal noise		-98		dBc		
		100 kHz sinusoidal noise		-95	_			
		500 kHz sinusoidal noise		-84	—			
		1 MHz sinusoidal noise		-76	_			
Output-output Crosstalk	XTALK	Measured spur from adjacent output	_	-73	—	dB		

1. Normal swing mode, low power mode, Vswing and Cmode settings are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently.

- 2. Not all combinations of voltage swing and common mode voltages settings are possible.
- **3.** Common mode voltage min/max variation = $\pm 4\%$ from typical value.
- 4. Driver output impedance depends on selected output mode (Normal, High).
- Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V/ 3.3 V = 100 mVpp) and noise spur amplitude measured.






Table 6. Output Status Pin Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5347 Status Output Pins (LO	L_A, LOL_B	, LOL_C, LOL_D,	INTR, LOS_XAX	(B)		
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} * x 0.75	_		V
	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDIO} ¹ x 0.15	V
Si5346 Status Output Pins (LO	L_A, LOL_B)				
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDS} x 0.85	_		V
	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDS} x 0.15	V
Si5346 Status Output Pins (INT	R, LOS_XA	XB)				
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} * x 0.75	_	_	V
	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDIO} * x 0.15	V
*Note: V _{DDIO} is determined by the l	O_VDD_SEL	bit. It is selectable as	V _{DDA} or V _{DD} .		11	

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$



Table 7. LVCMOS Clock Output Specifications

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test	Condition	Min	Тур	Max	Units		
Output Frequency	F _{OUT}			0.0001		250	MHz		
Duty Cycle	DC	f <	400 MHz	48		52	%		
		400 MHz	< f < 800 MHz	45		55	%		
Output-to-Output Skew	Т _{SK}					100	ps		
Output Voltage High ^{1,2,3}	V _{OH}			V _{DDO} = 3.3 V	V	1 1			
		CMOS1	I _{OH} = -10 mA	V _{DDO} x 0.85		—	V		
		CMOS2	I _{OH} = -12 mA			—			
		CMOS3	I _{OH} = -17 mA						
			V _{DDO} = 2.5 V						
		CMOS2	I _{OH} =8 mA	V _{DDO} x 0.85		—	V		
		CMOS3	I _{OH} = -11 mA		_				
			I	V _{DDO} = 1.8 V	V				
		CMOS3	I _{OH} = -5 mA	V _{DDO} x 0.85	_	—	V		
Output Voltage Low ^{1,2,3}	V _{OL}	V _{DDO} = 3.3 V							
		CMOS1	I _{OL} = 10 mA	—	—	V _{DDO} x 0.15	V		
		CMOS2	I _{OL} = 12 mA	—	—				
		CMOS3	I _{OL} = 17 mA	—					
				V _{DDO} = 2.5 V	V				
		CMOS2	I _{OL} = 8 mA	—		V _{DDO} x 0.15	V		
		CMOS3	I _{OL} = 11 mA						
				V _{DDO} = 1.8 V	V				
		CMOS3	I _{OL} = 5 mA			V _{DDO} x 0.15	V		
LVCMOS Rise and Fall	tr/tf	VDD	00 = 3.3 V	—	360	_	ps		
Times ³ (20% to 80%)		VDDO = 2.5 V		_	420	_	ps		
		VDD	00 = 1.8 V		280	_	ps		

Notes:

1. Driver strength is a register programmable setting and stored in NVM. Options are CMOS1, CMOS2, CMOS3.

2. I_{OL}/I_{OH} is measured at V_{OL}/V_{OH} as shown in the DC test configuration

I_{OL}/I_{OH}

3. A series termination resistor (Rs) is recommended to help match the source impedance to a 50 Ohm PCB trace. A 5 pF capacitive load is assumed.

DC Test Configuration V_{OL}/V_{OH}

AC Test Configuration Rs 50 5 pF Zs + Rs = 50 Ohms



Table 8. Performance Characteristics

 $(V_{DD} = 1.8 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, V_{DD33} = 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Initial Start-Up Time	t _{START}	Time from power-up to when the device generates free-running clocks	_	30		ms
PLL Lock Time	t _{ACQ}	With Fastlock enabled ¹	_	160		ms
POR to Serial Interface Ready	t _{RDY}		_	_	10	ms
PLL Loop Bandwidth	f _{BW}		0.1	_	4000	Hz
Jitter Peaking	J _{PK}			_	0.1	dB
Jitter Tolerance	J _{TOL}	Jitter modulation = 10 Hz		23	_	UI pk-pk
Maximum Phase Transient During a Hitless Switch	t _{SWITCH}		_	—	1.5	ns
Pull-in Range	ω _P			500	_	ppm
Input-to-Output Delay	t _{IODELAY}	Input-to-output delay is con- sistent at every power-up	_	2	—	ns
RMS Phase Jitter ²	J _{GEN}	12 kHz to 20 MHz		0.115	0.160	ps
Notes:		· · · ·				1

1. Fastlock bandwidth = 1 kHz. Measured from valid input to LOL deassertion.

2. Jitter generation test conditions: f_{IN} = 19.44 MHz, f_{OUT} = 156.25 MHz LVPECL, loop bandwidth = 100 Hz. Does not include jitter from input clock.



Table 9. I²C Timing Specifications (SCL,SDA)

Parameter	Symbol	Test Condition		rd Mode kbps		Mode kbps	Units
			Min	Мах	Min	Мах	_
SCL Clock Frequency	f _{SCL}		0	100	0	400	kHz
SMBus Timeout	—	When Timeout is Enabled	25	35	25	35	ms
Hold time (repeated) START condition	t _{HD:STA}		4.0	—	0.6	_	μs
Low period of the SCL clock	t _{LOW}		4.7		1.3	—	μs
HIGH period of the SCL clock	t _{HIGH}		4.0	—	0.6	—	μs
Set-up time for a repeated START condition	t _{SU:STA}		4.7	—	0.6	—	μs
Data hold time	t _{HD:DAT}		5.0	—	_		μs
Data set-up time	t _{SU:DAT}		250	—	100	—	ns
Rise time of both SDA and SCL signals	t _r		-	1000	20	300	ns
Fall time of both SDA and SCL signals	t _f		-	300		300	ns
Set-up time for STOP con- dition	t _{SU:STO}		4.0	—	0.6	—	μs
Bus free time between a STOP and START condi- tion	t _{BUF}		4.7	-	1.3	—	μs
Data valid time	t _{VD:DAT}		—	3.45	_	0.9	μs
Data valid acknowledge time	t _{VD:ACK}		—	3.45	_	0.9	μs






Figure 2. I²C Serial Port Timing Standard and Fast Modes

Table 10. SPI Timing Specifications

 $(V_{DD} = 1.8 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, V_{DD33} = 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Min	Тур	Max	Units
SCLK Frequency	f _{SPI}	_		20	MHz
SCLK Duty Cycle	T _{DC}	40		60	%
SCLK Rise & Fall Time	Tr/Tf	_		10	ns
SCLK High & Low Time	T _{HL}				
SCLK Period	т _с	50		_	ns
Delay Time, SCLK Fall to SDO Active	T _{D1}	_		12.5	ns
Delay Time, SCLK Fall to SDO	T _{D2}	_		12.5	ns
Delay Time, CS Rise to SDO Tri-State	T _{D3}	—		12.5	ns
Setup Time, CS to SCLK	T _{SU1}	25		_	ns
Hold Time, CS to SCLK Rise	T _{H1}	25		_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	12.5		_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	12.5	—	—	ns
Delay Time Between Chip Selects (CS)	T _{CS}	50	—	_	ns






Figure 3. SPI Serial Interface Timing

Table 11. Crystal Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Crystal Frequency Range	f _{XTAL}	Frequency range for best jitter performance	48		54	MHz
Load Capacitance	CL		_	8	_	pF
Shunt Capacitance	C _O		_		3	pF
Crystal Drive Level	dL		_		200	μW
Equivalent Series Resistance	r _{ESR}	Refer to the Si5347/46 Family Reference Manual to determine ESR				

Notes:

1. The Si5347/46 is designed to work with crystals that meet the specifications in Table 11.

2. Refer to the Si5347/46 Family Reference Manual for recommended 48 to 54 MHz crystals. Crystal frequencies from 24.97 to 54.06 MHz are supported, but jitter performance is best from 48 to 54 MHz.



Table 12. Thermal Characteristics

Parameter	Symbol	Test Condition*	Value	Units
Si5347–64QFN				
Thermal Resistance	θ_{JA}	Still Air	22	°C/W
Junction to Ambient		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.3	
Thermal Resistance Junction to Case	θ _{JC}		9.5	
Thermal Resistance	θ_{JB}		9.4	
Junction to Board	ΨЈВ		9.3	
Thermal Resistance Junction to Top Center	τιΨ		0.2	
Si5346–44QFN	-	ł		
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	22.3	°C/W
		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.4	
Thermal Resistance Junction to Case	θJC		10.9	
Thermal Resistance Junction to Board	θ_{JB}		9.3	
	ΨJB		9.2	
Thermal Resistance Junction to Top Center	ΨJT		0.23	
*Note: Based on PCB Dimension Layers: 4	on: 3" x 4.5", PCB Th	ickness: 1.6 mm, PCB Land/Vi	a under GNP pad: 36, N	Number of Cu



Table 13. Absolute Maximum Ratings^{1,2,3,4}

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T _{STG}		-55 to +150	°C
DC Supply Voltage	V _{DD}		-0.5 to 3.8	V
	V _{DDA}		-0.5 to 3.8	V
	V _{DDO}		-0.5 to 3.8	V
	V _{DDS}		-0.5 to 3.8	V
Input Voltage Range	V _{I1}	IN0 - IN3	-0.85 to 3.8	V
	V _{I2}	RST, OE0, OE1, I2C_SEL, FINC, FDEC, PLL_SEL[1:0] SDI, SCLK, A0/CS	-0.5 to 3.8	V
	V _{I3}	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Storage Temperature Range	T _{STG}		-55 to 150	°C
Junction Temperature	T _{JCT}		-55 to 150	°C
Soldering Temperature (Pb-free profile) ⁵	T _{PEAK}		260	°C
Soldering Temperature Time at T_{PEAK} (Pb-free profile) ⁵	Τ _Ρ		20–40	S

Note:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. 64-QFN and 44-QFN packages are RoHS-6 compliant.

3. For more packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.

4. Moisture sensitivity level is MSL2.

5. The device is compliant with JEDEC J-STD-020.



3. Detailed Block Diagram




Figure 4. Si5347 Detailed Block Diagram






Figure 5. Si5346 Detailed Block Diagram



4. Functional Description

The Si5347 takes advantage of Silicon Labs' 4th generation DSPLL technology to offer the industry's most integrated and flexible jitter attenuating clock generator solution. Each of the DSPLLs operate independently from each other and are controlled through a common serial interface. Each DSPLL has access to any of the four inputs (IN0 to IN3) with manual or automatic input selection. Any of the output clocks (OUT0 to OUT7) can be configured to any of the DSPLLs using a flexible crosspoint connection. The Si5346 is a smaller form factor dual DSPLL version with four inputs and four outputs.

4.1. Frequency Configuration

The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile memory. The combination of fractional input dividers (P_n/P_d), fractional frequency multiplication (M_n/M_d), and integer output division (R_n) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

4.2. DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register configurable DSPLL loop bandwidth settings in the range of 0.1 Hz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally, each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

4.2.1. Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in in the range of 100 Hz to 4 kHz are available for selection. Once lock acquisition has completed, the DSPLL's loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting as described in section "4.2. DSPLL Loop Bandwidth". The fastlock feature can be enabled or disabled independently for each of the DSPLLs.


4.3. Modes of Operation

Once initialization is complete, each of the DSPLLs operates independently in one of three modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in Figure 6. The following sections describe each of these modes in greater detail.

4.3.1. Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the RST pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes. A hard reset affects all DSPLLs, while a soft reset can affect all or each DSPLL individually.







4.3.2. Freerun Mode

Once power is applied to the Si5347 and initialization is complete, all four DSPLLs will automatically enter freerun mode. The frequency accuracy of the generated output clocks in freerun mode is entirely dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal frequency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in freerun mode. Any drift of the crystal frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and stability while in freerun or holdover modes.

4.3.3. Lock Acquisition Mode

Each of the DSPLLs independently monitors its configured inputs for a valid clock. If at least one valid clock is available for synchronization, a DSPLL will automatically start the lock acquisition process.

If the fast lock feature is enabled, a DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls-in to the input clock frequency.

4.3.4. Locked Mode

Once locked, a DSPLL will generate output clocks that are both frequency and phase locked to their selected input clocks. At this point any XTAL frequency drift will not affect the output frequency. Each DSPLL has its own LOL pin and status bit to indicate when lock is achieved. See "4.7.4. LOL Detection" on page 28 for more details on the operation of the loss of lock circuit.

4.3.5. Holdover Mode

Any of the DSPLLs will automatically enter holdover mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. Each DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency



when an input clock suddenly fails. The holdover circuit for each DSPLL stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and

delay are programmable as shown in Figure 7. The window size determines the amount of holdover frequency averaging. The delay value allows ignoring frequency data that may be corrupt just before the input clock failure.




Figure 7. Programmable Holdover Window

When entering holdover, a DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in holdover, the output frequency drift is entirely dependent on the external crystal or external reference clock connected to the XA/XB pins. If the clock input becomes valid, a DSPLL will automatically exit the holdover mode and reacquire lock to the new input clock. This process involves pulling the output clock frequencies to achieve frequency and phase lock with the input clock. This pull-in process is glitchless, and its rate is controlled by the DSPLL bandwidth, the Fastlock bandwidth, or an artificial linear ramp rate selectable from 0.75 ppm/s up to 40 ppm/s. These options are register programmable.

4.4. Digitally-Controlled Oscillator (DCO) Mode

The DSPLLs support a DCO mode where their output frequencies are adjustable in predefined steps defined by frequency step words (FSW). The frequency adjustments are controlled through the serial interface or by pin control using frequency increments (FINC) or decrements (FDEC). A FINC will add the frequency step word to the DSPLL output frequency, while a FDEC will decrement it. The DCO mode is available when the DSPLL is operating in either free-running or locked mode. Controlling The DCO Mode Using The Serial Interface

4.5. External Reference (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) to produce an ultra low jitter reference clock for the DSPLLs and for providing a stable reference for the free-run and holdover modes. A simplified diagram is shown in Figure 8. The device includes internal XTAL loading capacitors which eliminates the need for external capacitors and also has the benefit of reduced noise coupling from external sources. Refer to Table 11 for crystal specifications. A crystal in the range of 48 to 54 MHz is recommended for best jitter performance. Frequency offsets due to C₁ mismatch can be adjusted using the frequency adjustment feature which allows frequency adjustments of ±200 ppm. The Si5347/46 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance.

The device can also accommodate an external reference clock (REFCLK) instead of a crystal. Selection between the external XTAL or REFCLK is controlled by register configuration. The internal crystal loading capacitors (C_L) are disabled in this mode. Refer to Table 3 for REFCLK requirements when using this mode. The Si5347/46 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. A P_{REF} divider is available to accommodate external clock frequencies higher than 54 MHz. Although the REFCLK frequency range of 25 MHz to 200 MHz is supported, frequencies in the range of 48 MHz to 54 MHz will achieve the best output jitter performance.







Figure 8. Crystal Resonator and External Reference Clock Connection Options

4.6. Inputs (IN0, IN1, IN2, IN3)

There are four inputs that can be used to synchronize any of the DSPLLs. The inputs accept both differential and single-ended clocks. A crosspoint between the inputs and the DSPLLs allows any of the inputs to connect to any of the DSPLLs as shown in Figure 9.







4.6.1. Input Selection

Input selection for each of the DSPLLs can be made manually through register control or automatically using an internal state machine.

4.6.2. Manual Input Selection

In manual mode the input selection is made by writing to a register. If there is no clock signal on the selected input, the DSPLL will automatically enter holdover mode.

4.6.3. Automatic Input Selection


When configured in this mode, the DSPLLs automatically selects a valid input that has the highest configured priority. The priority scheme is independently configurable for each DSPLL and supports revertive or non-revertive selection.


All inputs are continuously monitored for loss of signal (LOS) and/or invalid frequency range (OOF). Only inputs that do not assert both the LOS and OOF monitors can be selected for synchronization by the automatic state machine. The DSPLL(s) will enter the holdover mode if there are no valid inputs available.

4.6.4. Input Configuration and Terminations

Each of the inputs can be configured as differential or single-ended LVCMOS. The recommended input termination schemes are shown in Figure 10. Differential signals must be ac coupled, while singleended LVCMOS signals can be ac or dc coupled. Unused inputs can be disabled and left unconnected when not in use.

AC Coupled Differential








Figure 10. Termination of Differential and LVCMOS Input Signals

4.6.5. Hitless Input Switching

Hitless switching is a feature that prevents a phase transient from propagating to the output when switching between two clock inputs that have a fixed phase relationship. A hitless switch can only occur when the two input frequencies are frequency locked meaning that they have to be exactly at the same frequency, or at a fractional frequency relationship to each other. When

hitless switching is enabled, the DSPLL simply absorbs the phase difference between the two input clocks during a input switch. When disabled, the phase difference between the two inputs is propagated to the output at a rate determined by the DSPLL Loop Bandwidth. The hitless switching feature supports clock frequencies down to the minimum input frequency of 8 kHz. Hitless switching can be enabled on a per DSPLL basis.



4.6.6. Glitchless Input Switching

The DSPLLs have the ability of switching between two input clock frequencies that are up to ± 500 ppm apart. The DSPLL will pull-in to the new frequency using the DSPLL Loop Bandwidth or using the Fastlock Loop Bandwidth if it is enabled. The loss of lock (LOL) indicator will assert while the DSPLL is pulling-in to the new clock frequency. There will be no output runt pulses generated at the output during the transition.

4.6.7. Synchronizing to Gapped Input Clocks

Each of the DSPLLs support locking to an input clock that has missing periods. This is also referred to as a gapped clock. The purpose of gapped clocking is to modulate the frequency of a periodic clock by selectively removing some of its cycles. Gapping a clock severely increases its jitter so a phase-locked loop with high jitter tolerance and low loop bandwidth is required to produce a low-jitter periodic clock. The resulting output will be a periodic non-gapped clock with an average frequency of the input with its missing cycles. For example, an input clock of 100 MHz with one cycle removed every 10 cycles will result in a 90 MHz periodic non-gapped output clock. This is shown in Figure 11.




Figure 11. Generating an Averaged Clock Output Frequency from a Gapped Clock Input

A valid gapped clock input must have a minimum frequency of 10 MHz with a maximum of two missing cycles out of every 8. Locking to a gapped clock will not trigger the LOS, OOF, and LOL fault monitors. Clock switching between gapped clocks may violate the hitless switching specification in Table 8 when the switch occurs during a gap in either input clocks.

4.7. Fault Monitoring

All four input clocks (IN0, IN1, IN2, IN3) are monitored for loss of signal (LOS) and out-of-frequency (OOF) as shown in Figure 12. The reference at the XA/XB pins is also monitored for LOS since it provides a critical reference clock for the DSPLLs. Each of the DSPLLs also has a Loss Of Lock (LOL) indicator, which is asserted when synchronization is lost with their selected input clock.






Figure 12. Si5347/46 Fault Monitors

4.7.1. Input LOS Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity which allows ignoring missing edges or intermittent errors. Loss of signal sensitivity is configurable using the ClockBuilder Pro utility. The LOS status for each of the monitors is accessible by reading a status register. The live LOS register always displays the current LOS state and a sticky register always stays asserted until cleared. An option to disable any of the LOS monitors is also available.




Figure 13. LOS Status Indicators



4.7.2. XA/XB LOS Detection

A LOS monitor is available to ensure that the external crystal or reference clock is valid. By default the output clocks are disabled when XAXB_LOS is detected. This feature can be disabled such that the device will continue to produce output clocks when XAXB_LOS is detected.

4.7.3. OOF Detection

Each input clock is monitored for frequency accuracy with respect to a OOF reference which it considers as its "0_ppm" reference.

This OOF reference can be selected as either:

- XA/XB pins
- Any input clock (IN0, IN1, IN2, IN3)

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor as shown in Figure 14. An option to disable either monitor is also available. The live OOF register always displays the current OOF state and its sticky register bit stays asserted until cleared.





Figure 14. OOF Status Indicator

4.7.3.1. Precision OOF Monitor

The precision OOF monitor circuit measures the frequency of all input clocks to within ± 1 ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the OOF frequency range which is register configurable from ± 2 ppm to ± 500 ppm in steps of 2 ppm. A configurable amount of hysteresis is also available to

prevent the OOF status from toggling at the failure boundary. An example is shown in Figure 15. In this case the OOF monitor is configured with a valid frequency range of ± 6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (INO – IN3) as the 0 ppm OOF reference instead of the XA/XB pins is available. This option is register-configurable.





4.7.3.2. Fast OOF Monitor

Because the precision OOF monitor needs to provide 1 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. This may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF monitor asserts OOF on an input clock frequency that has changed by greater than ± 4000 ppm.

4.7.4. LOL Detection

There is a loss of lock (LOL) monitor for each of the DSPLLs. The LOL monitor asserts a LOL register bit when a DSPLL has lost synchronization with its selected input clock. There is also a dedicated loss of lock pin that reflects the loss of lock condition for each of the DSPLLs (LOL_A, LOL_B, LOL_C, LOL_D). The LOL monitor functions by measuring the frequency difference between the input and feedback clocks at the phase detector. There are two LOL frequency monitors, one that sets the LOL indicator (LOL Set) and another that clears the indicator (LOL Clear). An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the



input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. A block diagram of the LOL monitor is shown in Figure 16. The live LOL register

always displays the current LOL state and a sticky register always stays asserted until cleared. The LOL pin reflects the current state of the LOL monitor.





Figure 16. LOL Status Indicators

Each of the LOL frequency monitors has adjustable sensitivity which is register configurable from 0.2 ppm to 20000 ppm. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status. An example configuration where LOCK is indicated when there is less than 0.2 ppm frequency difference at the inputs of the phase detector and LOL is indicated when there's more than 2 ppm frequency difference is shown in Figure 17.





An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. The configurable delay value depends on frequency configuration and loop bandwidth of the DSPLL and is automatically calculated using the ClockBuilder Pro utility.

4.7.5. Interrupt Pin (INTR)

An interrupt pin (INTR) indicates a change in state with any of the status indicators for any of the DSPLLs. All status indicators are maskable to prevent assertion of the interrupt pin. The state of the INTR pin is reset by clearing the sticky status registers.



4.8. Outputs

The Si5347 supports eight differential output drivers and the Si5346 supports four. Each driver has a configurable voltage swing and common mode voltage covering a wide variety of differential signal formats including LVPECL, LVDS, and CML. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 16 single-ended outputs, or any combination of differential and single-ended outputs.

4.8.1. Output Crosspoint

A crosspoint allows any of the output drivers to connect with any of the DSPLLs as shown in Figure 18. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power up.




Figure 18. DSPLL to Output Driver Crosspoint




4.8.2. Differential Output Terminations

Note: In this document, the terms, LVDS and LVPECL, refer to driver formats that are compatible with these signaling standards.

The differential output drivers support both ac coupled and dc coupled terminations as shown in Figure 19.

DC Coupled LVDS/LVPECL






Figure 19. Supported Differential Output Terminations

4.8.3. LVCMOS Output Terminations

LVCMOS outputs are dc-coupled as shown in Figure 20.




Figure 20. LVCMOS Output Terminations

4.8.4. Output Signal Format

The differential output swing and common mode voltage are both fully programmable and compatible with a wide variety of signal formats, including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 20 single-ended outputs or any combination of differential and single-ended outputs.

4.8.5. Differential Output Swing Modes

There are two selectable differential output swing modes: Normal and high swing. Each output can support a unique mode.

Differential Normal Swing Mode: When an output driver is configured in normal swing mode, its output swing is selectable as one of 7 settings ranging from 200 mVpp_se to 800 mVpp_se in increments of 100 mV. The output impedance in the Normal Swing Mode is 100Ω differential. Any of the terminations shown in Figure 19 is supported in this mode.



Differential Low Power Mode: When an output driver is configured in low power mode, its output swing is configurable as one of 7 settings ranging from 400 mVpp_se to 1600 mVpp_se in increments of 200 mV. The output driver is in high impedance mode and supports standard 50 Ω PCB traces. Any of the terminations shown in Figure 19 is supported in this mode.

4.8.6. Programmable Common Mode Voltage For Differential Outputs

The common mode voltage (V_{CM}) for the differential Normal and Low Power modes is programmable in 100 mV increments from 0.7 V to 2.3 V depending on the voltage available at the output's VDDO pin. Setting the common mode voltage is useful when DC coupling the output drivers.

4.8.7. LVCMOS Output Impedance Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances and drive strengths. A source termination resistor is recommended to help match the selected output impedance to the trace impedance. There are three programmable output impedance selections (CMOS1, CMOS2, CMOS3) for each VDDO options as shown in Table 14.

		CMOS_DRIVE_Selection	
VDDO	CMOS1	CMOS2	CMOS3
3.3 V	38 Ω	30 Ω	22 Ω
2.5 V	43 Ω	35 Ω	24 Ω
1.8 V	—	46 Ω	31 Ω

Table 14. Typical Output Impedance (Z_S)

4.8.8. LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers. Each output driver automatically detects the voltage on the VDDO pin to properly determine the correct output voltage.

4.8.9. LVCMOS Output Polarity


When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTx). By default the clock on the OUTx pin is generated with the same polarity (in phase) with the clock on the OUTx pin. The polarity of these clocks is configurable enabling complimentary clock generation and/or inverted polarity with respect to other output drivers.

4.8.10. Output Enable/Disable


The Si5347/46 allows enabling/disabling outputs by pin or register control, or a combination of both. Two output enable pins are available (OE0, OE1). The output enable pins can be mapped to any of the outputs (OUTx) through register configuration. By default OE0 controls all of the outputs while OE1 remains unmapped and has no affect until configured. Figure 21 shows an example of a output enable mapping scheme that is register configurable and can be stored in NVM as the default at power-up.

Enabling and disabling outputs can also be controlled by register control. This allows disabling one or more output when the \overline{OE} pin(s) has them enabled. By default the output enable register settings are configured to allow the \overline{OE} pins to have full control.





In its default state the $\overline{OE0}$ pin enables/ disables all outputs. The $\overline{OE1}$ pin is not mapped and has no effect on outputs.



An example of an configurable output enable scheme. In this case OE0 controls the outputs associated with DSPLL A, while OE1 controls the outputs of DSPLL B.

Figure 21. Example of Configuring Output Enable Pins

4.8.11. Output Disable During LOL

By default a DSPLL that is out of lock will generate either free-running clocks or generate clocks in holdover mode. There is an option to disable the outputs when a DSPLL is out of lock (LOL). This option can be useful to force a downstream PLL into holdover.

4.8.12. Output Disable During XAXB_LOS

The internal oscillator circuit (OSC) in combination with the external crystal (XTAL) provides a critical function for the operation of the DSPLLs. In the event of a crystal failure the device will assert an XAXB_LOS alarm. By default all outputs will be disabled during assertion of the XAXB_LOS alarm. There is an option to leave the outputs enabled during an XAXB_LOS alarm, but the frequency accuracy and stability will be indeterminate during this fault condition.

4.8.13. Output Driver State When Disabled

The disabled state of an output driver is register configurable as: disable low, disable high, or disable high-impedance.

4.8.14. Synchronous/Asynchronous Output Disable

Outputs can be configured to disable synchronously or asynchronously. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode the output clock will disable immediately without waiting for the period to complete.

4.8.15. Output Divider (R) Synchronization

All the output R dividers are reset to a known state during the power-up initialization period. This ensures consistent and repeatable phase alignment across all output drivers. Resetting the device using the RST pin or asserting the hard reset bit will have the same result.



4.9. Power Management

Unused inputs, output drivers, and DSPLLs can be powered down when unused. Consult the Si5347/46 Family Reference Manual and ClockBuilder Pro configuration utility for details.

4.10. In-Circuit Programming

The Si5347/46 is fully configurable using the serial interface (I²C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Si5347/46 Family Reference Manual for a detailed procedure for writing registers to NVM.

4.11. Serial Interface

Configuration and operation of the Si5347/46 is controlled by reading and writing registers using the I^2C or SPI interface. The I2C_SEL pin selects I^2C or SPI operation. Communication with both 3.3V and 1.8V host is supported. The SPI mode operates in either 4-wire or 3-wire. See the Si5347/46 Family Reference Manual for details.

4.12. Custom Factory Preprogrammed Parts

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed part will generate clocks at power-up. Custom, factorypreprogrammed devices are available. Use the ClockBuilder Pro custom part number wizard (www.silabs.com/clockbuilderpro) to quickly and easily request and generate a custom part number for your configuration.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your preprogrammed device will ship to you within two weeks.



5. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible register such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration, and general device settings. A high level map of the registers is shown in Table 15. Refer to the Si5347/46 Family Reference Manual for a complete list of register descriptions and settings.

5.1. Addressing Scheme

The device registers are accessible using a 16-bit address which consists of an 8-bit page address +8-bit register address. By default the page address is set to 0x00. Changing to another page is accomplished by writing to the "Set Page Address" byte located at address 0x01 of each page.

16-Bit Address		Content
8-bit Page Address	8-bit Register Address Range	
00	00	Revision IDs
	01	Set Page Address
	02 - 0A	Device IDs
	0B–15	Alarm Status
	17–1B	INTR Masks
	1C	Reset controls
	2C-E1	Alarm Configuration
	E2–E4	NVM Controls
	FE	Device Ready Status
01	01	Set Page Address
	08–3A	Output Driver Controls
	41–42	Output Driver Disable Masks
	FE	Device Ready Status
02	01	Set Page Address
	02–05	XTAL Frequency Adjust
	08–2F	Input Divider (P) Settings
	47–6A	Output Divider (R) Settings
	6B-72	User Scratch Pad Memory
	FE	Device Ready Status
03	01	Reserved

Table 15. High-Level Register Map




16-Bit Address		Content
8-bit Page Address	8-bit Register Address Range	
04	01	Set Page Address
	08–0D	DSPLL_A Bandwidth Setting
	0E-13	DSPLL_A Fastlock Bandwidth Setting
	15–1F	DSPLL_A Feedback Divider Setting (MA)
	23–29	DSPLL_A FINC/FDEC Settings
	36, 38–39	DSPLL_A Input Switching Controls
	FE	Device Ready Status
05	01	Set Page Address
	08–0D	DSPLL_B Bandwidth Setting
	0E-13	DSPLL_B Fastlock Bandwidth Setting
	15–1F	DSPLL_B Feedback Divider Setting (MA)
	23–29	DSPLL_B FINC/FDEC Settings
	36, 38–39	DSPLL_B Input Switching Controls
	FE	Device Ready Status
06	01	Set Page Address
	08–0D	DSPLL_C Bandwidth Setting
	0E-13	DSPLL_C Fastlock Bandwidth Setting
	15–1F	DSPLL_C Feedback Divider Setting (MA)
	23–29	DSPLL_C FINC/FDEC Settings
	36, 38–39	DSPLL_C Input Switching Controls
	FE	Device Ready Status
07	01	Set Page Address
	09–0E	DSPLL_D Bandwidth Setting
	0F-14	DSPLL_D Fastlock Bandwidth Setting
	16- 20	DSPLL_D Feedback Divider Setting (MA)
	24–2A	DSPLL_D FINC/FDEC Settings
	37, 39–3A	DSPLL_D Input Switching Controls
	FE	Device Ready Status
09	01	Set Page Address
	49	Input Settings
0A–FF	00–FF	Reserved

Table 15. High-Level Register Map (Continued)



6. Pin Descriptions





Pin	Pin Number		Pin	Franction		
Name	Si5347	Si5346	Type ¹	Function		
Inputs		1	L	·		
XA	8	5	I	Crystal Input. Input pin for external crystal (XTAL). Alternatively		
ХВ	9	6	I	these pins can be driven with an external reference clock (REF- CLK). An internal register bit selects XTAL or REFCLK mode. Default is XTAL mode.		
X1	7	4	I	XTAL Ground. Connect these pins directly to the XTAL ground		
X2	10	7	I	pins. X1, X2 and the XTAL ground pins should be separated the PCB ground plane. Refer to the Si5347/46 Family Refere Manual for layout guidelines. These pins should be left discor nected when connecting XA/XB pins to an external reference (REFCLK).		
IN0	63	43		Clock Inputs. These pins accept an input clock for synchronizing		
INO	64	44	I	the device. They support both differential and single-ended clock signals. Refer to "4.6.4. Input Configuration and Terminations" for		
IN1	1	1	I	input termination options. These pins are high-impedance and mus		
IN1	2	2	I	 be terminated externally. The negative side of the differential input must be grounded when accepting a single-ended clock. 		
IN2	14	10	I			
ĪN2	15	11	I			
IN3	61	41	I			
IN3	62	42	I	1		

Table 16. Si5347/46 Pin Descriptions

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.



Pin	Pin N	umber	Pin	Function	
Name	Si5347	Si5347 Si5346		Function	
Outputs	<u>.</u>	I	<u>.</u>	·	
OUT0	24	20	0	Output Clocks. These output clocks support a programmable sig-	
OUT0	23	19	0	nal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations	
OUT1	31	25	0	are provided in "4.8.2. Differential Output Terminations" and "4.8.3.	
OUT1	30	24	0	- LVCMOS Output Terminations" Unused outputs should be left unconnected.	
OUT2	35	31	0		
OUT2	34	30	0		
OUT3	38	36	0		
OUT3	37	35	0		
OUT4	45		0		
OUT4	44		0		
OUT5	51	—	0		
OUT5	50		0		
OUT6	54		0		
OUT6	53	—	0]	
OUT7	59	—	0		
OUT7	58	—	0]	
Notes:			h.		

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.



Pin	Pin Number		Pin	Function	
Name	Si5347	Si5347 Si5346			
Serial Interfac	e	I			
I2C_SEL	39	38	I	I2C Select. This pin selects the serial interface mode as I^2C (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled high. See note 2.	
SDA/SDIO	18	13	I/O	Serial Data Interface. This is the bidirectional data pin (SDA) for the I^2C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I^2C mode, this pin must be pulled-up using an external resistor of at least 1 k Ω . No pull-up resistor is needed when is SPI mode. See Note ² .	
A1/SDO	17	15	I/O	Address Select 1/Serial Data Output. In I ² C mode this pin functions as the A1 address input pin. In 4-wire SPI mode this is the serial data output (SDO) pin. See Note ² .	
SCLK	16	14	I	Serial Clock Input. This pin functions as the serial clock input for both I ² C and SPI modes. When in I ² C mode, this pin must be pulled-up using an external resistor of at least 1 k Ω . No pull-up resistor is needed when in SPI mode. See Note ² .	
A0/CS	19	16	I	Address Select 0/Chip Select. This pin functions as the hardware controlled address A0 in I^2C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled-up. See Note ² .	

1. I = Input, O = Output, P = Power.

The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
 The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.



Pin	Pin Number		Pin	Eurotion	
Name	Si5347	Si5346	Type ¹	Function	
Control/Status	\$ \$	<u>I</u>	<u>I</u>		
INTR	12	17	0	Interrupt . This pin is asserted low when a change in device status has occurred. This pin must be pulled-up using an external resistor of at least 1 k Ω . It should be left unconnected when not in use. See Note ² .	
RST	6	3	I	Device Reset. Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled-up. See Note ² .	
OE0	11	12	I	Output Enable 0 . This pin is used to enable (when held low) and disable (when held high) the output clocks. By default this pin controls all outputs. It can also be configured to control a subset of outputs. See section 4.8.10 for details. This pin is internally pulled-down. See Note ² .	
OE1	41			Output Enable 1. (Si5347) This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See section 4.8.10 for details. There is no internal pull-up/pull-down for this pin. See Note 3 .	
		37		Output Enable 1. (Si5346) This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See section 4.8.10 for details. This pin is internally pulled-down. See Note ² .	
LOL_A	3	28	0	Loss Of Lock_A/B/C/D. These output pins indicate when DSPLL	
LOL_B	4	27	0	A, B, C, D is out-of-lock (low) or locked (high). They can be left unconnected when not in use. Si5347: See Note ² , Si5346: See	
LOL_C	5	_	0	Note ³ .	
LOL_D	47	—	0		
LOS_XAXB	25	33	0	Status Pins. This pin indicates a loss of signal alarm on the XA/XB pins. This either indicates a XTAL failure or a loss of external signal on the XA/XB pins. This pin can be left unconnected when unused. Si5347: See note 3, Si5346: See Note ² .	
DSPLL_SEL0	26	_	I	DSPLL Select Pins (Si5347 only). These pins are used in conjunc-	
DSPLL_SEL1	27	_	I	tion with the FINC and FDEC pins. The DSPLL_SEL[1:0] pins determine which DSPLL is affected by a frequency change using the FINC and FDEC pins. See section 4.4 for details. These pins are internally pulled-down. See Note ² .	
Notes:	1	1	I	+	

Notes:

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.



Pin	Pin Number		Pin	Function	
Name	Si5347	Si5346	Type ¹	Function	
FDEC	42	_	I	Frequency Decrement Pin (Si5347 only) . This pin is used to step- down the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLL SEL[1:0] pins. See Note ² .	
FINC	48	_	I	Frequency Increment Pin (Si5347 only) . This pin is used to step- up the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLL SEL[1:0] pins. See Note ² .	
RSVD	20	_	—	Reserved. These pins are connected to the die. Leave discon-	
	21	_	—	nected.	
	55	_	—		
	56				
NC	28	22	_	No Connect. These pins are not connected to the die. Leave disconnected.	
Notes:		1	<u>I</u>	1	

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.



Pin	Pin N	Pin Number		F our offers	
Name	Si5347	Si5346	Type ¹	Function	
Power					
VDD	32	21	Р	Core Supply Voltage. The device core operates from a 1.8 V sup	
	46	32		ply.	
	60	39			
		40			
VDDA	13	8	Р	Core Supply Voltage 3.3V. This core supply pin requires a 3.3 V	
_	_	9	Р	power source.	
VDDS	40	26	Ρ	Status Output Voltage. The voltage on this pin determines the V _{OL} /V _{OH} on some of the output status pins and V _{IL} /V _{IH} for some control input pins. Connect to 3.3 V or 1.8 V. A 0.1 uF bypass capacitor should be placed very close to this pin.	
VDDO0	22	18	Р	Output Clock Supply Voltage 0-7. Supply voltage (3.3 V, 2.5 V.	
VDDO1	29	23	Р	1.8 V) for OUTn, OUTn outputs. A 0.1 uF bypass capacitor should be placed very close to this pin. Leave VDDO pins of unused output	
VDDO2	33	29	Р	drivers unconnected. An alternate option is to connect the VDDO	
VDDO3	36	34	Р	 pin to a power supply and disable the output driver to minimize cur rent consumption. 	
VDDO4	43	—	Р		
VDDO5	49	—	Р		
VDDO6	52	—	Р]	
VDD07	57	-	Р]	
GND PAD	-	—	Р	Ground Pad . This pad provides connection to ground and must b connected for proper operation.	

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.



7. Ordering Guide

Ordering Part Number	Number Of DSPLLs	Output Clock Frequency Range	Package	RoHS-6, Pb-Free	Temperature Range	
Si5347A-A-GM ^{1,2}		0.0001 to 800 MHz		Yes		
Si5347B-A-GM ^{1,2}	4	0.0001 to 350 MHz	64-Lead 9x9 QFN		–40 to 85 °C	
Si5346A-A-GM ^{1,2}	0	0.0001 to 800 MHz				
Si5346B-A-GM ^{1,2}	2	0.0001 to 350 MHz	44-Lead 7x7 QFN			
Si5347-EVB			Fuchaetien Deced	_	_	
Si5346-EVB	_		Evaluation Board		_	

Notes:

1. Add an R at the end of the device part number to denote tape and reel ordering options.

2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by Silicon Labs. Part number format is: Si5347A-Axxxxr-GM or Si5346A-Axxxxr-GM, where "xxxxx" is a unique numerical sequence representing the pre-programmed configuration.



8. Package Outlines

8.1. Si5347 9x9 mm 64-QFN Package Diagram

Figure 22 illustrates the package details for the Si5347. Table 17 lists the values for the dimensions shown in the illustration.




Figure 22. 64-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах		
A	0.80	0.85	0.90		
A1	0.00	0.02	0.05		
b	0.18	0.25	0.30		
D		9.00 BSC			
D2	5.10	5.20	5.30		
е	0.50 BSC				
E	9.00 BSC				
E2	5.10	5.20	5.30		
L	0.30	0.40	0.50		
aaa	—	—	0.10		
bbb	_	—	0.10		
CCC	—	—	0.08		
ddd	—	—	0.10		
Notes:					

Table 17. Package Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



8.2. Si5346 7x7 mm 44-QFN Package Diagram

Figure 23 illustrates the package details for the Si5346. Table 18 lists the values for the dimensions shown in the illustration.




Figure 23. 44-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Max		
A	0.80	0.85	0.90		
A1	0.00	0.02	0.05		
b	0.18	0.25	0.30		
D		7.00 BSC			
D2	5.10	5.20	5.30		
е	0.50 BSC				
E	7.00 BSC				
E2	5.10	5.20	5.30		
L	0.30	0.40	0.50		
aaa	_	—	0.10		
bbb	—	—	0.10		
CCC	—	—	0.08		
ddd	_	—	0.10		

Table 18. Package Dimensions


Notes

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



9. PCB Land Pattern

Figure 24 illustrates the PCB land pattern details for the devices. Table 19 lists the values for the dimensions shown in the illustration.







Dimension	Si5347 (Max)	Si5346 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

Table 19. PCB Land Pattern Dimensions

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least

Material Condition is calculated based on a fabrication Allowance of 0.05 mm. Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design


- **5.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- **7.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **8.** A 3x3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.

Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



10. Top Marking



Line	Characters	Description
1	Si5347g- Si5346g-	Base part number and Device Grade. Si5347: Quad PLL; 64-QFN Si5346: Dual PLL; 44-QFN g = Device Grade. See Ordering Guide for more information. - = Dash character.
2	Axxxx-GM	A = Product revision. xxxxx = Customer specific NVM sequence number. (Optional NVM code assigned for custom, factory pre-programmed devices. Charac- ters are not included for standard, factory default configured devices). See "7. Ordering Guide" on page 44 for more information. -GM = Package (QFN) and temperature range (-40 to +85 °C).
3	YYWWTTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly. TTTTTT = Manufacturing trace code.
4	Circle w/ 1.6 mm (64-QFN) or 1.4 mm (44-QFN) diameter	Pin 1 indicator; left-justified
	e4 TW	Pb-free symbol; Center-Justified TW = Taiwan; Country of Origin (ISO Abbreviation)



11. Device Errata

Please log in or register at www.silabs.com to access the device errata document.



APPENDIX—**ADVANCE PRODUCT INFORMATION REVISION HISTORY**

Table 20 lists the advance product information revision history.

Table 20. Advance Product Information Revision History
--

Revision	Change Description	Date
0.10	First draft	Aug 2012
0.12	Swapped two serial interface pins	Aug 2012
	SCLK 17 to 19	
	A1/SDO 19 to 17	
	Updated the Serial Interface Section (3.5)	
	Updated Section 2	
	Updated Table 9, 10	
	Added Table 11, 12	
	 Added Figure 2, 3 	
0.13	 Added Pull-in specification 	Dec 2012
	 Other minor edits 	
0.20	 Combined Si5347 and Si5346 datasheets 	June 2013
	 Verified pin-outs 	
	 Added package information 	
0.21	Finalized Pinouts	Aug 2013
	 Added application diagram 	
	 Added high level register map information 	
	 Added DCO description 	
	 Added gapped clock description 	
	 Updated the serial interface section 	



Revision	Change Description	Date
0.22	Removed OE2 and OE3 pin functions. Updated diagrams.	Oct 2013
	 Added P_{REF} divider to Figures 2, 3, 6. 	
	■ Si5347 pin changes:	
	Renamed pin 13: VDD33 to VDDA	
	 Renamed pins 32, 46, 60: VDD18 to VDD 	
	Changed pin 3 from INTR to LOL_A	
	Changed pin 4 from LOL_A to LOL_B	
	Changed pin 5 from LOL_B to LOL_C	
	Changed pin 6 from I2C_SEL to RST	
	Changed pin 11 from LOL_C to OE0	
	Changed pin 12 from OE0 to INTR	
	Changed pin 16 from OE1 to SCLK	
	Changed pin 19 from SCLK to A0/CS	
	Changed pin 20 from FINC to RSVD	
	Changed pin 21 from FDEC to RSVD	
	Changed pin 25 from OE2 to LOS_XAXB Changed pin 26 from OE2 to DSPL = SEL0	
	Changed pin 26 from OE3 to DSPLL_SEL0	
	 Changed pin 27 from A0/CS to DSPLL_SEL1 Changed pin 39 from RST to I2C_SEL 	
	 Changed pin 39 from RSVD to VDDS 	
	Changed pin 40 from RSVD to OE1	
	Changed pin 42 from RSVD to FDEC	
	Changed pin 48 from LOS_XAXB to FINC	
	Changed pin 55 from OUT7 to RSVD	
	Changed pin 56 from OUT7 to RSVD	
	Changed pin 58 from DSPLL_SEL0 to OUT7	
	 Changed pin 59 from DSPLL_SEL1 to OUT7 	
	 Si5346 pin changes: 	
	 Renamed pin 8, 9: VDD33 to VDDA 	
	• Renamed pins 21, 32, 39, 40: VDD18 to VDD	
	 Renamed pin 26: VDD18 to VDDS 	
0.23	Change the DCO mode granularity on the front page to 0.01 ppb steps	Nov 2013
	Corrections to the Si5347 pin diagram of section 6-Pin Descriptions:	
	 Renamed pin 28 from RSVD to NC 	
	Corrections to the Si5347 pin list of "6. Pin Descriptions" :	
	• Pin 11 OE0 - changed internal pull-up to internal pull-down	
	 Pin 41 OE1 - changed internal pull-up to internal pull-down 	
	 Pins 26 (DSPLL_SEL0) and 27 (DSPLL_SEL1) - added internal pull-down 	
	Renamed pin 25 from LOS_XAXB to LOS_XAXB	
	Renamed pin 28 from RSVD to NC	
	Corrections to the Si5346 pin diagram of "6. Pin Descriptions":	
	Renamed pin 22 from RSVD to NC	
	Corrections to the Si5346 pin list of "6. Pin Descriptions" :	
	Renamed pin 33 from LOS_XAXB to LOS_XAXB	
	Renamed pin 22 from RSVD to NC	
	 Pin 12 OE0 - changed internal pull-up to internal pull-down 	
	 Pin 37 OE1 - changed internal pull-up to internal pull-down 	

Table 20. Advance Product Information Revision History (Continued)



Revision	Change Description	Date
0.30	 Moved the register descriptions to the Si5347/46 Reference Manual. 	Apr 2014
	 Moved the majority of the contents of the Serial Interface section to the Si5347/46 Reference Manual. 	
	 Updated LVCMOS output impedance values in Table 14. 	
	 Added Control Input and Status Output table specifications. 	
0.31	 Added serial interface timing diagrams and specifications 	Jun 2014
	 Renamed XGND pins to X1, X2 	
0.32	 Minor edits 	Jun 2014

Table 20. Advance Product Information Revision History (Continued)



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.siliconlabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Phase Locked Loops - PLL category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below :

ADF4152HVBCPZ-RL7 HMC440QS16GTR LC72135MA-Q-AE SL28EB725ALI HMC698LP5ETR HMC699LP5ETR HMC700LP4TR LC7185-8750-E MB15E07SLPFV1-G-BND-6E1 XRT8001ID-F ATA8404C-6DQY-66 PI6C2409-1HWE ATA8405C-6DQY-66 MAX2870ETJ+T PI6C2409-1HWEX CYW170-01SXC HMC764LP6CETR HMC767LP6CETR HMC820LP6CETR HMC828LP6CETR HMC834LP6GETR ispPAC-CLK5410D-01SN64C SI4113-D-GM 82V3002APVG PI6C2405A-1WE CY22050KFI CY25200KFZXC CY29973AXI CY2XP22ZXI W232ZXC-10 CDCE937QPWRQ1 CY2077FZXI CY2546FC CY2XF23FLXIT CYISM560BSXC LMX2430TMX/NOPB HMC837LP6CETR HMC831LP6CETR ATA8404C-6DQY-66 ADF4155BCPZ-RL7 MB15E07SRPFT-G-BNDE1 NB3N5573DTG MAX2660EUT+T SI4123-D-GT SI4112-D-GM NB4N441MNR2G 9DB433AGILFT ADF4116BRUZ-REEL7 ADF4153ABCPZ MAX2682EUT+T