

## Dual Channel 1A and 4A, 5.0kV<sub>RMS</sub> Isolated Gate Driver

### GENERAL DESCRIPTION

The SLMi823x isolated driver family is an isolated dual channel gate driver with different configurations. The SLMi8230/1/3/4 are configured as high-side/low-side drivers, while the SLMi8232/5 are configured as dual drivers. The peak source output current of SLMi8230/1/2 is 1.0A and the peak source output current of SLMi8233/4/5 is 4.0A. Programmable dead time (DT) feature is available in SLMi8230/1/3/4. Pulling high the DIS pin shuts down both outputs simultaneously, and allows for normal operation when the DIS pin is open or pulled low. As a fail-safe measure, primary-side logic failures force both outputs low.

The VDDA and VDDB supply voltage are up to 40 V. A wide input VDDI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

The SLMi823x has 5.0kV<sub>RMS</sub> isolation in SOP16W package per UL1577.

High CMTI, low propagation delay, small size and flexible configuration make the SLMi823x family is suitable for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

### FEATURE

- 1.0A or 4.0A peak source current
- 40ns (Typ.) propagation delay
- 5ns (Typ.) pulse width distortion
- 5ns (Typ.) part-to-part delay matching
- 100kV/us (Min.) common mode transient immunity (CMTI)
- Wide input voltage: 3V to 18V
- Up to 40V driver output voltage
- 5V reverse polarity voltage handling capability on input stage
- 1500V functional isolation between two drivers
- Operating temperature: -40°C to +125°C
- Safety certifications:
  - 5kV<sub>RMS</sub> isolation for 1 minute per UL 1577 with SOP16W package
  - DIN V VDE 0884-1 (Planned)

### APPLICATION

- AC/DC or DC/DC power supplies in server, telecom and industry
- DC/AC solar inverters
- EV battery charging

### APPLICATION CIRCUIT




Figure 1. SLMi8230/3 Application Circuit




Figure 2. SLMi8231/4 Application Circuit




Figure 3. SLMi8232/5 Application Circuit

## Table of Contents

General Description .....	1
Feature.....	1
Application .....	1
Application Circuit .....	1
PIN Configuration .....	4
PIN Description .....	5
Functional Block Diagram .....	7
Ordering Information .....	8
Family Overview .....	8
Absolute Maximum Ratings <sup>1</sup> .....	9
Recommended Operation Conditions <sup>1</sup> .....	9
ESD Ratings .....	9
Package Specifications.....	10
Insulation Specifications .....	10
Electrical Characteristics (DC).....	11
Switching Characteristics (AC) .....	12
Parameter Measurement Information .....	13
Propagation Delay and Pulse Width Distortion .....	13
Rise and Fall Time Testing.....	13
CMTI Testing .....	13
Feature Description .....	14
Under Voltage Lockout.....	14
Disable Input Function.....	14
Control Input and Output Logic .....	14
Dead-time Program .....	15
Application Information .....	17
Layout .....	18
Package Case Outlines .....	19
Reflow Profile Guidance .....	20
Revision History .....	21

**PIN CONFIGURATION**

Part Number	Pin Configuration (Top View)
SLMi8230/3	<p style="text-align: center;"><b>SLMi8230/3</b></p>
SLMi8231/4	<p style="text-align: center;"><b>SLMi8231/4</b></p>
SLMi8232/5	<p style="text-align: center;"><b>SLMi8232/5</b></p>

## PIN DESCRIPTION

**Table 1. SLMi8230/3 Pin Description**

No.	Pin	Description
1	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
2	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
4	GNDI	Input power ground.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time.
7	NC	No connection
8	VDDI	Input power supply. This pin is internally connected to pin3.
9	GNDB	Power ground of driver B.
10	VOB	Output of driver B.
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
12	NC	No connection
13	NC	No connection
14	GNDA	Power ground of driver A.
15	VOA	Output of driver A.
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**Table 2. SLMi8231/4 Pin Description**

No.	Pin	Description
1	PWM	PWM input. The output of driver A is in phase with PWM input and the output of driver B is out of phase with PWM input.
2	NC	No connection
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
4	GNDI	Input power ground.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time.

No.	Pin	Description
7	NC	No connection
8	VDDI	Input power supply. This pin is internally connected to pin3.
9	GNDB	Power ground of driver B.
10	VOB	Output of driver B.
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
12	NC	No connection
13	NC	No connection
14	GNDA	Power ground of driver A.
15	VOA	Output of driver A.
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**Table 3. SLMi8232/5 Pin Description**

No.	Pin	Description
1	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
2	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
4	GNDI	Input power ground.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	NC	No connection
7	NC	No connection
8	VDDI	Input power supply. This pin is internally connected to pin3.
9	GNDB	Power ground of driver B.
10	VOB	Output of driver B.
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
12	NC	No connection
13	NC	No connection
14	GNDA	Power ground of driver A.
15	VOA	Output of driver A.
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**FUNCTIONAL BLOCK DIAGRAM**




Figure 4. SLMi8230/3 Functional Block Diagram




Figure 5. SLMi8231/4 Functional Block Diagram




Figure 6. SLMi8232/5 Functional Block Diagram

**ORDERING INFORMATION**

Order Part No.	Package	QTY
SLMi8230BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8230DDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8231BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8231DDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8232BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8232DDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8233BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8233DDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8234BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8234DDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8235BDCG-DG	SOP16W, Pb-Free	1500/Reel
SLMi8235DDCG-DG	SOP16W, Pb-Free	1500/Reel

**FAMILY OVERVIEW**

Part Number	Input Configuration	Output Configuration	Programmable Dead Time	Overlap Protection	Peak Output Current	UVLO
SLMi8230BDCG-DG	VIA, VIB	HS/LS	Yes	Yes	1.0 A	8.5V/7.5V
SLMi8230DDCG-DG	VIA, VIB	HS/LS	Yes	Yes	1.0 A	12.5V/11.5V
SLMi8231BDCG-DG	PWM	HS/LS	Yes	Yes	1.0 A	8.5V/7.5V
SLMi8231DDCG-DG	PWM	HS/LS	Yes	Yes	1.0 A	12.5V/11.5V
SLMi8232BDCG-DG	VIA, VIB	Dual Driver	No	No	1.0 A	8.5V/7.5V
SLMi8232DDCG-DG	VIA, VIB	Dual Driver	No	No	1.0 A	12.5V/11.5V
SLMi8233BDCG-DG	VIA, VIB	HS/LS	Yes	Yes	4.0 A	8.5V/7.5V
SLMi8233DDCG-DG	VIA, VIB	HS/LS	Yes	Yes	4.0 A	12.5V/11.5V
SLMi8234BDCG-DG	PWM	HS/LS	Yes	Yes	4.0 A	8.5V/7.5V
SLMi8234DDCG-DG	PWM	HS/LS	Yes	Yes	4.0 A	12.5V/11.5V
SLMi8235BDCG-DG	VIA, VIB	Dual Driver	No	No	4.0 A	8.5V/7.5V
SLMi8235DDCG-DG	VIA, VIB	Dual Driver	No	No	4.0 A	12.5V/11.5V



**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Symbol	Definition	Min	Max	Unit
V <sub>DDI</sub>	Input Power Supply Voltage	-0.5	20	V
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>DIS</sub> , V <sub>PWM</sub>	Input Signal Voltage	-7	20	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply	-0.5	45	V
V <sub>OUTA</sub> , V <sub>OUTB</sub>	Driver Output Voltage	-0.5	45	V
V <sub>ch2ch</sub>	Channel to Channel Voltage		1500	V
T <sub>J</sub>	Junction Temperature	-40	150	°C
T <sub>S</sub>	Storage Temperature	-65	150	°C

**RECOMMENDED OPERATION CONDITIONS<sup>1</sup>**

Symbol	Definition	Min	Max	Unit
V <sub>DDI</sub>	Input Power Supply Voltage	3	18	V
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>DIS</sub> , V <sub>PWM</sub>	Input Signal Voltage	-5	18	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply (8.5V UVLO Version)	9	40	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Power Supply for Driver (12.5V UVLO Version)	13	40	V
T <sub>J</sub>	Junction Temperature	-40	150	°C
T <sub>A</sub>	Storage Temperature	-40	125	°C

**ESD RATINGS**

Symbol	Definition	Value	Units
V <sub>ESD</sub>	HBM	±4000	V
	CDM	±2000	

Note 1: V<sub>DDI</sub>, V<sub>IA</sub>, V<sub>IB</sub>, V<sub>DIS</sub>, V<sub>PWM</sub> are reference to GNDI; V<sub>DDA</sub>, V<sub>OUTA</sub> are referenced to GNDA; V<sub>DDB</sub>, V<sub>OUTB</sub> are referenced to GNDB;

**PACKAGE SPECIFICATIONS**

Symbol	Definition	Min.	Typ.	Max.	Units
R <sub>IO</sub>	Resistance (Input Side to Output Side)		10 <sup>12</sup>		Ω
C <sub>IO</sub>	Capacitance (Input Side to Output Side)		1.8		pF

**INSULATION SPECIFICATIONS**

Symbol	Definition	Value	Units
CLR	External clearance	8.0	mm
CPG	External creepage	8.0	mm
DTI	Distance through the insulation	>16	um
CTI	Comparative tracking index	>600	V
	Material Group	I	
	Rated mains voltages ≤150Vrms	I-IV	
	Rated mains voltages ≤300Vrms	I-IV	
	Rated mains voltages ≤600Vrms	I-IV	
	Rated mains voltages ≤1000Vrms	I-III	
<b>DIN V VDE 0884-11<sup>(1)</sup></b>			
V <sub>IOWM</sub>	Maximum isolation working voltage	1140	Vpk
V <sub>IOTM</sub>	Maximum transient isolation voltage	8000	Vpk
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	1140	Vpk
q <sub>pd</sub>	Apparent charge	≤5	pC
	Climatic Category	40/125/21	
	Pollution Degree	2	
<b>UL1577</b>			
V <sub>ISO</sub>	Isolation Voltage	5000	V <sub>RMS</sub>

Note 1: Certification planned

**ELECTRICAL CHARACTERISTICS (DC)**

$V_{DDI} = 5\text{ V}$ ,  $0.1\mu\text{F}$  capacitor from  $V_{DDI}$  to  $GNDI$ ,  $V_{DDA} = V_{DDB} = 15\text{V}$ ,  $1\mu\text{F}$  capacitor from  $V_{DDA}$  and  $V_{DDB}$  to  $GNDA$  and  $GND B$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Input Power Supply</b>						
$V_{DDI}$	Input Supply Voltage		3		18	V
$V_{UVLO\_VDDI\_R}$	VDDI UVLO Rising		2.55	2.7	2.85	V
$V_{UVLO\_VDDI\_F}$	VDDI UVLO Falling		2.35	2.5	2.65	V
$V_{UVLO\_HYS}$	VDDI UVLO Hysteresis			0.2		V
$I_{VDDI}$	Quiescent Current	$V_{IA} = 0\text{V}$ , $V_{IB} = 0\text{V}$		2		mA
	Operation Current	$C_{LOAD}=100\text{pF}$ , $f_{sw}=50\text{kHz}$ , (50% Duty Cycle), each channel		2.5		mA
<b>Logic Interface</b>						
$V_{IH}$	High Level Input Threshold Voltage at VIA, VIB, DIS and PWM		2			V
$V_{IL}$	Low Level Input Threshold Voltage at VIA, VIB, DIS and PWM				0.8	V
$R_{PD}$	Pull down Resistance on VIA, VIB, DIS and PWM			200		k $\Omega$
<b>Driver Power Supply</b>						
$V_{UVLO\_VDDA\_R}$ , $V_{UVLO\_VDD B\_R}$	VDDA, VDD B UVLO Rising	8.5V UVLO Version	8	8.5	9	V
		12.5V UVLO Version	11.5	12.5	13.5	V
$V_{UVLO\_VDDA\_F}$ , $V_{UVLO\_VDD B\_F}$	VDDA, VDD B UVLO Falling	8.5V UVLO Version	7	7.5	8	V
		12.5V UVLO Version	10.5	11.5	12.5	V
$V_{UVLO\_VDDA\_HYS}$ , $V_{UVLO\_VDD B\_HYS}$	VDDA, VDD B UVLO Hysteresis	8.5V UVLO Version		1		V
		12.5V UVLO Version		1		V
<b>OUTPUT (SLMi8230/1/2)</b>						
$I_{OH}$	Peak Source Current			1		A
$I_{OL}$	Peak Sink Current			1.5		A
$V_{OH}$	High Level Output Voltage	$I_o=-10\text{mA}$		85	180	mV
$V_{OL}$	Low Level Output Voltage	$I_o=10\text{mA}$		65	120	mV
<b>OUTPUT (SLMi8233/4/5)</b>						
$I_{OH}$	Peak Source Current			4		A
$I_{OL}$	Peak Sink Current			7		A
$V_{OH}$	High Level Output Voltage	$I_o=-10\text{mA}$		22	45	mV

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =10mA		17	30	mV
<b>Dead Time</b>						
R <sub>DT</sub>	Resistance range on DT		5		220	kΩ
t <sub>DT</sub>	Dead time	R <sub>DT</sub> =20kΩ	160	200	240	ns
C <sub>DT</sub>	Capacitance of C <sub>DT</sub>				10	nF

## SWITCHING CHARACTERISTICS (AC)

V<sub>DDI</sub> = 5 V, 0.1μF capacitor from V<sub>DDI</sub> to GNDI, V<sub>VDDA</sub> = V<sub>VDDB</sub> = 15V, 1μF capacitor from V<sub>VDDA</sub> and V<sub>VDDB</sub> to GNDA and GNDB, T<sub>A</sub> = -40°C to +125°C, unless otherwise specified.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Switching Characteristics</b>						
t <sub>PLH</sub>	Propagation Delay, Low to High	C <sub>LOAD</sub> =1nF, f <sub>sw</sub> =1kHz, (50% Duty Cycle)		40	60	ns
t <sub>PHL</sub>	Propagation Delay, High to Low			40	60	ns
t <sub>r</sub>	Turn on Rise Time			6	15	ns
t <sub>f</sub>	Turn off Fall Time			4	10	ns
t <sub>PWD</sub>	Pulse Width Distortion				5	ns
t <sub>DM</sub>	Propagation Delay Matching between OUTA and OUTB				5	ns
t <sub>UVLO_REC_VDDI</sub>	VDDI UVLO Recovery Delay			15		μs
t <sub>UVLO_REC_VDDA</sub>	VDDA, VDDB UVLO Recovery Delay			18		μs
CMTI <sub>H</sub>	High Level Static Common Mode Transient Immunity	V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C	100			kV/μs
CMTI <sub>L</sub>	Low Level Static Common Mode Transient Immunity	V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C	100			kV/μs

**PARAMETER MEASUREMENT INFORMATION**

**Propagation Delay and Pulse Width Distortion**

Figure 7 shows the timing diagram of the propagation delay  $t_{PDLH}$  and  $t_{PDHL}$ , pulse distortion  $t_{PWD}$  and delay matching  $t_{DM}$  from the input  $V_{IA}$  and  $V_{IB}$ . Short the DT pin to VDDI to disable the dead time function.




Figure 7. Propagation Delay and Pulse Width Distortion

**Rise and Fall Time Testing**

Figure 8 shows the criteria for measuring rise time ( $t_r$ ) and fall time ( $t_f$ ).




Figure 8. Turn On Rise Time and Turn Off Fall Time

**CMTI Testing**

Figure 9 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V.




Figure 9. CMTI Test Circuit

## FEATURE DESCRIPTION

SLMi823x is a flexible dual channel isolated gate driver that can drive IGBTs and MOSFETs. It has 1.0A or 4.0A peak output current capability with maximum output driver supply voltage of 40V. SLMi823x has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor programmable dead time control, an DIS pin, and under voltage lock out (UVLO) for both input and output voltages.

### Under Voltage Lockout

The SLMi823x has under voltage lock out (UVLO) protection feature on each driver power supply voltage between the VDDA (VDDB) and GNDA (GNDB) pins. When the VDDx voltage is lower than  $V_{UVLO\_VDDX\_R}$ , during device start up or lower than  $V_{UVLO\_VDDX\_F}$ , after start up, the VDDA (VDDB) UVLO feature holds the driver output low, regardless of the status of the input pins. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply.

The SLMi823x also monitors the input power supply and there is an internal under voltage lock out protection feature on the VDDI. The driver outputs (VOA and VOB) are hold low when the voltage on the VDDI is lower than  $V_{UVLO\_VDDI\_R}$  during start up or lower than  $V_{UVLO\_VDDI\_F}$  after start up. There is a hysteresis on the VDDI UVLO feature to prevent glitch due the noise on the VDDI power supply.

### Disable Input Function

When the DIS is pulled high, the VOA and VOB are pulled low regardless of the states of VIA and VIB. When the DIS pin is pulled low, the VOA and VOB are allowed for normal operation and controlled by the VIA and VIB.

The DIS input has no effect if VDDI is below its UVLO threshold and VOA, VOB remain low. There is an internal pull down resistor on the DIS pin.

### Control Input and Output Logic

The VIA and VIB input controls the corresponding output channel, VOA and VOB. A logic high signal on VIA (VIB) causes the output of VOA (VOB) to go high. And a logic low on VIA (VIB) causes the output of VOA (VOB) to go low.

For PWM input versions (SLMi8231/4), when the PWM input is high, the VOA is high and VOB is low. And when the PWM input is low, the VOA is low and VOB is high.

The Table 4 and Table 5 show the relationship between VIA, VIB, PWM, DIS, UVLO and Output of VOA and VOB.

Table 4. Relationship between Input and Output with VIA, VIB input

VIA	VIB	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
H	L	L	No	No	No	H	L	
L	H	L	No	No	No	L	H	
L	L	L	No	No	No	L	L	
H	H	L	No	No	No	H	H	Dual driver
						L	L	HS/LS
X	X	H	No	No	No	L	L	Device disabled
X	X	X	Yes	No	No	L	L	VDDI UVLO active
H	X	L	No	No	Yes	H	L	VDDB UVLO active
					Yes	L	L	
X	H	L	No	Yes	No	L	H	VDDA UVLO active
				No	No	L	L	

Table 5. Relationship between Input and Output with PWM input

PWM	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
H	L	No	No	No	H	L	
L	L	No	No	No	L	H	
X	H	No	No	No	L	L	Device disabled
X	X	Yes	No	No	L	L	VDDI UVLO active
H	L	No	No	Yes	H	L	VDDB UVLO active
L	L	No	No	Yes	L	L	VDDB UVLO active
H	L	No	Yes	No	L	L	VDDA UVLO active
L	L	No	Yes	No	L	H	VDDA UVLO active

### Dead-time Program

For the high side/low side configuration driver, there is a dead-time between VOA and VOB. The dead-time delay ( $t_{DT}$ ) is programmed by a resistor ( $R_{DT}$ ) connected from the DT input to ground and it can be calculated with below equation.

$$t_{DT}[\text{ns}] \approx 10 \times R_{DT}[\text{k}\Omega]$$

Here,  $t_{DT}$  is the dead-time delay,  $R_{DT}$  is the resistance value between DT and ground.

The DT pin can be connected to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

A bypassing capacitor is recommended to be put between DT and GNDI to achieve better noise immunity.

The Figure 10 shows the input and output logic with dead-time in different condition.




Figure 10. Input and output logic with dead-time

Condition A: VIA goes high and VIB goes low. VOB goes low immediately and VOA goes high after the programmed dead-time.

Condition B: VIA goes low and VIB goes high. VOA goes low immediately and VOB goes high after the programmed dead-time.

Condition C: VIB goes low and VIA still low. VOB goes low immediately. Since the VIA input dead-time is longer than the programmed dead-time, the VOA goes high immediately when the VIA input goes high.

Condition D: VIA goes low and VIB still low. VOA goes low immediately. Since the VIB input dead-time is longer than the programmed dead-time, the VOB goes high immediately when the VIB input goes high.

Condition E: VIA goes high while VIB and VOB are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. The VOA goes high after the programmed dead-time.

Condition F: VIB goes high while VIA and VOA are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. The VOB goes high after the programmed dead-time.

Condition G: VIA goes high while VIB and VOB are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. Since the overlap time is longer than the programmed dead-time, the VOA goes high immediately when the VIB goes low.

Condition H: VIB goes high while VIA and VOA are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. Since the overlap time is longer than the programmed dead-time, the VOB goes high when the VIA goes low.



**APPLICATION INFORMATION**

The circuit in Figure 11 shows the typical application circuit for SLMi823x to driver a typical half bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half bridge, full bridge, LLC etc. topologies and 3-phase motor drive applications.




Figure 11. Typical Application Schematic

**LAYOUT**

Figure 12 and Figure 13 shows a 2 layer PCB layout example with the signals and key components.




Figure 12. PCB Top View




Figure 13. PCB Bottom View

**PACKAGE CASE OUTLINES**





Figure 14. SOP16W Package Outline Dimensions

**REFLOW PROFILE GUIDANCE**


---

**REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

<b>Page or Item</b>	<b>Subjects (major changes since previous revision)</b>
<b>Rev 1.0 datasheet: 2021-12-30</b>	
Whole document	Initial release

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Buffers & Line Drivers](#) category:*

*Click to view products by [Sillumin](#) manufacturer:*

Other Similar products are found below :

[LXV200-024SW](#) [74AUP2G34FW3-7](#) [HEF4043BP](#) [NL17SG125DFT2G](#) [NLV27WZ125USG](#) [CD4041UBE](#) [028192B](#) [042140C](#) [051117G](#)  
[070519XB](#) [NL17SG07DFT2G](#) [NL17SZ07P5T5G](#) [NLU1GT126AMUTCG](#) [74AUP1G17FW5-7](#) [74LVC2G17FW4-7](#) [CD4502BE](#)  
[74LVCE1G126FZ4-7](#) [74LVC1G125FW4-7](#) [NL17SH17P5T5G](#) [NLV17SZ07DFT2G](#) [NC7WZ17FHX](#) [74HCT126T14-13](#) [74LVC2G34FW4-7](#)  
[74VHC9126FT\(BJ\)](#) [NLV14049UBDTR2G](#) [NLV37WZ07USG](#) [RHRXH162244K1](#) [74AUP1G34FW5-7](#) [74AUP1G07FW5-7](#)  
[74LVC1G126FW4-7](#) [74LVC2G126RA3-7](#) [NLX2G17CMUTCG](#) [74LVCE1G125FZ4-7](#) [Le87501NQC](#) [NLVVHCT50ADTR2G](#)  
[TC74HC4050AP\(F\)](#) [74LVCE1G07FZ4-7](#) [NLX3G16DMUTCG](#) [NLX2G06AMUTCG](#) [NLVVHC1G50DFT2G](#) [NLU2G17AMUTCG](#)  
[LE87100NQC](#) [LE87100NQCT](#) [LE87285NQC](#) [LE87285NQCT](#) [LE87290YQC](#) [LE87290YQCT](#) [74AUP1G125FW5-7](#) [NLU2G16CMUTCG](#)  
[MC74LCX244MN2TWG](#)