

SDM021G10K2D

100V SGT N-Channel MOSFETs

Rev A.0


Feature

- ✧ Low $R_{DS(ON)}$
- ✧ Low Gate Charge
- ✧ High current Capability
- ✧ Green product (RoHS compliant), lead free
- ✧ 100% UIS Tested, 100% Rg Tested
- ✧ AEC-Q101 qualified

Product Summary

V_{DS}	100	V
$V_{GS(th)}_{Typ}$	2.0	V
$R_{DS(ON)}_{Typ}$ (at $V_{GS} = 10V$)	17	m Ω
I_D (at $V_{GS} = 10V$)	31	A

Type	Package	Marking	Outline	Media	Quantity (pcs)
SDM021G10K2D	PDFN5x6-8L-D	M021G10D	Tape	13"Reel	5000



Absolute Maximum Ratings (Rating at $T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ⁽¹⁾	I_D	$T_C=25^\circ C$	31
		$T_C=100^\circ C$	19
Maximum Body-Diode Continuous Current	I_S	39	A
Pulsed Drain Current ⁽²⁾	I_{DM}	93	A
Avalanche Energy ⁽³⁾	E_{AS}	29	mJ
Avalanche Current ⁽³⁾	I_{AS}	24	A
Power Dissipation ⁽⁴⁾	P_D	$T_C=25^\circ C$	39
		$T_C=100^\circ C$	16
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ C$

Electrical Characteristics (Rating at $T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	100	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$	-	-	1	μA
			-	-	5	
I_{GSS}	Gate-Body Leakage Current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 20\text{V}$	-	-	± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1.2	2.0	2.5	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$, $I_D=20\text{A}$	-	17	21	m Ω
		$V_{GS}=4.5\text{V}$, $I_D=15\text{A}$	-	22	29	
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}$, $V_{GS}=0\text{V}$	-	0.68	1.0	V
DYNAMIC PARAMETERS⁽⁵⁾						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=50\text{V}$, $f=1\text{MHz}$	-	771	-	pF
C_{oss}	Output Capacitance		-	173	-	pF
C_{rss}	Reverse Transfer Capacitance		-	5.3	-	pF
R_g	Gate Resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$	-	1.9	-	Ω
SWITCHING PARAMETERS⁽⁵⁾						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=0$ to 10V , $V_{DS}=50\text{V}$, $I_D=20\text{A}$	-	12.9	-	nC
$Q_g(4.5\text{V})$	Total Gate Charge		-	6.9	-	nC
Q_{gs}	Gate Source Charge		-	2.1	-	nC
Q_{gd}	Gate Drain Charge		-	3.5	-	nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}$, $V_{DS}=50\text{V}$, $R_L=2.5\Omega$, $R_G=6\Omega$	-	4.5	-	ns
t_r	Turn-On Rise Time		-	5.3	-	ns
$t_{D(off)}$	Turn-Off Delay Time		-	16.9	-	ns
t_f	Turn-Off Fall Time		-	8.9	-	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=15\text{A}$, $di/dt=100\text{A}/\mu\text{s}$	-	41	-	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=15\text{A}$, $di/dt=100\text{A}/\mu\text{s}$	-	31	-	nC


Thermal Resistances

Symbol	Parameter	Typ	Max	Unit
$R_{\theta JA}$	Thermal resistance from junction to Ambient	55	70	$^{\circ}\text{C} / \text{W}$
$R_{\theta JC}$	Thermal resistance from junction to Case	2.5	3.2	$^{\circ}\text{C} / \text{W}$

Notes:

1. Computed continuous current assumes the condition of T_{J_Max} while the actual continuous current depends on the thermal & electro-mechanical application board design.
2. This single-pulse measurement was taken under $T_{J_Max} = 150^{\circ}\text{C}$.
3. This single-pulse measurement was taken under the following condition [L = 100 μH , $V_{GS} = 10\text{V}$, $V_{DS} = 50\text{V}$] while its value is limited by $T_{J_Max} = 150^{\circ}\text{C}$.
4. The power dissipation P_D is based on $T_{J_Max} = 150^{\circ}\text{C}$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Electrical and Thermal Characteristics



Typical Electrical and Thermal Characteristics

Figure 7 Gate-Charge characteristics




Figure 8: Capacitance characteristics




Figure 9: Current De-rating




Figure 10: Power De-rating




Figure 11: Maximum Safe Operating Area






Figure 12: Single Pulse Power Rating, Junction-to-Case



Typical Electrical and Thermal Characteristics

Figure 13: Normalized Maximum Transient Thermal Impedance



Test Circuit




Figure1: Gate Charge Test Circuit & Waveforms




Figure2: Resistive Switching Test Circuit & Waveforms




Figure3: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure4: Diode Recovery Test Circuit & Waveforms


SDM021G10K2D

PDFN5x6-8L-D Package Information



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0.00	-	0.10
b	0.31	0.41	0.51
c	0.23	-	0.33
D	4.95	5.05	5.15
D1	4.00	4.10	4.20
D2	0.50	0.60	0.70
E	6.05	6.15	6.25
E1	5.50	5.60	5.70
E2	3.31	3.41	3.51
e	1.27BSC		
H	0.60	0.70	0.80
L	0.50	0.70	0.80
L1	-	-	0.125
a	-	-	12°

Type-B Package Outline



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.20	0.30	0.40
c	0.21	0.25	0.34
D	4.90	5.00	5.10
D1	1.60	1.70	1.80
D2	4.80	4.90	5.00
E	5.90	6.00	6.10
E1	5.65	5.75	5.85
E2	3.37	3.48	3.58
e	1.27BSC		
H	0.55	0.65	0.75
L	0.55	0.65	0.75
K	0.50	0.60	0.70
a	0°	--	12°

Recommended Soldering Footprint

