

## SDM028N02QBD

### 20V Dual N-Channel MOSFETs

Rev A.0


#### Feature

- ✧ Low  $R_{DS(ON)}$
- ✧ Low Gate Charge
- ✧ High current Capability
- ✧ Green product (RoHS compliant), lead free
- ✧ 100% UIS Tested

#### Product Summary

$V_{DS}$	20	V
$V_{GS(th)}_{Typ}$	0.75	V
$R_{DS(ON)}_{Typ}$ (at $V_{GS} = 4.5V$ )	21	m $\Omega$
$I_D$ (at $V_{GS} = 4.5V$ ) <sup>(1)</sup>	6	A

Type	Package	Marking	Outline	Media	Quantity (pcs)
SDM028N02QBD	SOP-8	9926B	Tape	13" Reel	4000



#### Absolute Maximum Ratings (Rating at $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current <sup>(1)</sup>	$I_D$	$T_A=25^\circ C$	6
		$T_A=100^\circ C$	4
Pulsed Drain Current <sup>(2)</sup>	$I_{DM}$	24	A
Maximum Body-Diode Continuous Current	$I_S$	6	A
Avalanche Energy <sup>(3)</sup>	$E_{AS}$	7.5	mJ
Power Dissipation <sup>(4)</sup>	$P_D$	1.7	W
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to +150	$^\circ C$

**Electrical Characteristics** (Rating at  $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$ , $V_{GS}=0\text{V}$	20	-	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=20\text{V}$ , $V_{GS}=0\text{V}$	-	-	1	$\mu\text{A}$
$I_{GSS}$	Gate-Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$	-	-	$\pm 100$	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	0.5	0.75	1	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=4.5\text{V}$ , $I_D=6\text{A}$	-	21	27	$\text{m}\Omega$
		$V_{GS}=2.5\text{V}$ , $I_D=5\text{A}$	-	25	33	$\text{m}\Omega$
$V_{SD}$	Diode Forward Voltage	$I_S=6\text{A}$ , $V_{GS}=0\text{V}$	-	-	1.2	V
<b>DYNAMIC PARAMETERS</b> <sup>(5)</sup>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=10\text{V}$ , $f=1\text{MHz}$	-	457	-	pF
$C_{oss}$	Output Capacitance		-	65	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	57	-	pF
<b>SWITCHING PARAMETERS</b> <sup>(5)</sup>						
$Q_g$	Total Gate Charge	$V_{GS}=0$ to $4.5\text{V}$ , $V_{DS}=10\text{V}$ , $I_D=2\text{A}$	-	6.1	-	nC
$Q_{gs}$	Gate Source Charge		-	1.1	-	nC
$Q_{gd}$	Gate Drain Charge		-	1.7	-	nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=4.5\text{V}$ , $V_{DS}=10\text{V}$ , $I_D=2\text{A}$ , $R_{GEN}=3\Omega$	-	4.1	-	ns
$t_r$	Turn-On Rise Time		-	13.1	-	ns
$t_{D(off)}$	Turn-Off Delay Time		-	67	-	ns
$t_f$	Turn-Off Fall Time		-	35	-	ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=2\text{A}$ , $di/dt=60\text{A}/\mu\text{s}$	-	6.1	-	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=2\text{A}$ , $di/dt=60\text{A}/\mu\text{s}$	-	0.9	-	nC


**Thermal Resistances**

Symbol	Parameter	Typ	Max	Unit
$R_{\theta JA}$	Thermal resistance from junction to Ambient	-	75	$^{\circ}\text{C} / \text{W}$

**Notes:**

1. Computed continuous current assumes the condition of  $T_{J\_Max}$  while the actual continuous depends on the thermal & electro-mechanical application board design.
2. This single-pulse measurement was taken under  $T_{J\_Max}=150^{\circ}\text{C}$ .
3. This single-pulse measurement was taken under the following condition [ $L=0.5\text{mH}$ ,  $V_{GS}=10\text{V}$ ,  $V_{DS}=10\text{V}$ ] while its value is limited by  $T_{J\_Max}=150^{\circ}\text{C}$ .
4. The power dissipation  $P_D$  is based on  $T_{J\_Max}=150^{\circ}\text{C}$ .
5. This value is guaranteed by design hence it is not included in the production test.

Typical Electrical and Thermal Characteristics



Typical Electrical and Thermal Characteristics

Figure 7: Gate-Charge characteristics




Figure 8: Capacitance characteristics




Figure 9: Current De-rating




Figure 10: Maximum Safe Operating Area




Figure 11: Peak Current Capacity





Figure 12: Normalized Maximum Transient Thermal Impedance



Test Circuit




Figure1: Gate Charge Test Circuit & Waveforms




Figure2: Resistive Switching Test Circuit & Waveforms




Figure3: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure4: Diode Recovery Test Circuit & Waveforms

# SDM028N02QBD

## SOP-8 Package Information



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	--	--	1.75
A1	0.10	--	0.23
b	0.35	--	0.48
c	0.19	--	0.25
D	4.70	4.90	5.00
E	5.80	6.00	6.20
E1	3.70	3.90	4.10
e	1.27BSC		
L	0.50	--	0.80
a*	0°	--	8°