

SDM43AG10K

100V SGT N-Channel MOSFETs

Rev A.0


Feature

- ✧ Ultra-low $R_{DS(ON)}$
- ✧ Low Gate Charge
- ✧ High current Capability
- ✧ Green product (RoHS compliant), lead free
- ✧ 100% UIS Tested, 100% R_g Tested

Product Summary

V_{DS}	100	V
$V_{GS(th)}_{Typ}$	2.7	V
$R_{DS(ON)}_{Typ}$ (at $V_{GS} = 10V$)	3.3	$m\Omega$
I_D (at $V_{GS} = 10V$) ⁽¹⁾	112	A

Type	Package	Marking	Outline	Media	Quantity (pcs)
SDM43AG10K	PDFN5x6-8L	M43AG10	Tape	13" Reel	5000



Absolute Maximum Ratings (Rating at $T_J=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ⁽¹⁾	I_D	112	A
$T_C=100^\circ C$		71	
Pulsed Drain Current ⁽²⁾	I_{DM}	403	A
Maximum Body-Diode Continuous Current	I_S	104	A
Avalanche Current ⁽³⁾	I_{AS}	68	A
Avalanche Energy ⁽³⁾	E_{AS}	231	mJ
Power Dissipation ⁽⁴⁾	P_D	104	W
$T_C=100^\circ C$		42	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ C$

SDM43AG10K



Electrical Characteristics (Rating at $T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	100	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80\text{V}, V_{GS}=0\text{V}$	-	-	1	μA
			$T_J=55^\circ\text{C}$	-	5	
I_{GSS}	Gate-Body Leakage Current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$	-	-	± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.0	2.7	4.0	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$	-	3.3	4.3	$\text{m}\Omega$
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$	-	0.7	1.0	V
DYNAMIC PARAMETERS⁽⁵⁾						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$	-	3433	-	pF
C_{oss}	Output Capacitance		-	905	-	pF
C_{rss}	Reverse Transfer Capacitance		-	13	-	pF
R_g	Gate Resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	-	2.3	-	Ω
SWITCHING PARAMETERS⁽⁵⁾						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=0 \text{ to } 10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$	-	55	-	nC
$Q_g(6\text{V})$	Total Gate Charge		-	37	-	nC
Q_{gs}	Gate Source Charge		-	9	-	nC
Q_{gd}	Gate Drain Charge		-	15	-	nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$	-	13	-	ns
t_r	Turn-On Rise Time		-	33	-	ns
$t_{D(\text{off})}$	Turn-Off Delay Time		-	59	-	ns
t_f	Turn-Off Fall Time		-	49	-	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=15\text{A}, di/dt=100\text{A}/\mu\text{s}$	-	57	-	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=15\text{A}, di/dt=100\text{A}/\mu\text{s}$	-	61	-	nC

Thermal Resistances

Symbol	Parameter	Typ	Max	Unit
$R_{\theta JA}$	Thermal resistance from junction to Ambient	50	65	°C /W
$R_{\theta JC}$	Thermal resistance from junction to Case	0.9	1.2	°C /W

Notes:

1. Computed continuous current assumes the condition of T_{J_Max} while the actual continuous depends on the thermal & electro-mechanical application board design.
2. This single-pulse measurement was taken under $T_{J_Max} = 150^{\circ}\text{C}$.
3. This single-pulse measurement was taken under the following condition [$L=100\mu\text{H}$, $V_{GS}=10\text{V}$, $V_{DS}=50\text{V}$] while its value is limited by $T_{J_Max}=150^{\circ}\text{C}$.
4. The power dissipation P_D is based on $T_{J_Max}=150^{\circ}\text{C}$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Electrical and Thermal Characteristics

Figure 1: Saturation Characteristics




Figure 2: Transfer Characteristics






Figure 3: $R_{DS(ON)}$ vs. Drain CurrentFigure 4: $R_{DS(ON)}$ vs. Junction TemperatureFigure 5: $R_{DS(ON)}$ vs. Gate-Source Voltage

Figure 6: Body-Diode Characteristics



Typical Electrical and Thermal Characteristics

Figure 7: Gate-Charge characteristics




Figure 8: Capacitance characteristics




Figure 9: Current De-rating




Figure 10: Power De-rating




Figure 11: Maximum Safe Operating Area






Figure 12: Single Pulse Power Rating, Junction-to-Case



Typical Electrical and Thermal Characteristics

Figure 13: Normalized Maximum Transient Thermal Impedance



Test Circuit




Figure1: Gate Charge Test Circuit & Waveforms




Figure2: Resistive Switching Test Circuit & Waveforms




Figure3: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure4: Diode Recovery Test Circuit & Waveforms

PDFN5x6-8L Package Information

Type-A Package Outline




DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.20	0.30	0.40
c	0.21	0.25	0.34
D	4.90	5.00	5.10
D1	3.91	4.01	4.11
D2	4.80	4.90	5.00
E	5.90	6.00	6.10
E1	5.65	5.75	5.85
E2	3.37	3.48	3.58
e	1.27BSC		
H	0.55	0.65	0.75
L	0.55	0.65	0.75
θ	0°	--	12°

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. ALL DIMNESIONS IN MILLIMETER (ANNGLE IN DEGREE).
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

Type-B Package Outline



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.31	0.41	0.51
c	0.20	0.25	0.30
D	5.00	5.20	5.40
D1	4.95	5.05	5.15
D2	4.00	4.10	4.20
E	6.05	6.15	6.25
E1	5.50	5.60	5.70
E2	3.42	3.53	3.63
e	1.27BSC		
H	0.60	0.70	0.80
L	0.50	0.70	0.80
θ	-	-	10°

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. ALL DIMNESIONS IN MILLIMETER (ANNGLE IN DEGREE).
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

Recommended Soldering Footprint

