

## Description

The SiT3521 is an ultra-low jitter, user programmable oscillator which offers the system designer great flexibility and functionality.

The device supports two in-system programming options after powering up at a default, factory programmed startup frequency:

- Any-frequency mode where the clock output can be re-programmed to any frequency between 1 MHz and 340 MHz in 1 Hz steps
- Digitally controlled oscillator (DCO) mode where the clock output can be steered or pulled by up to ±3200 ppm with 5 to 94 ppt (parts per trillion) resolution.

The device's default start-up frequency is specified in the ordering code. User programming of the device is achieved via  $I^2C$  or SPI. Up to 16  $I^2C$  addresses can be specified by the user either as a factory programmable option or via hardware pins, enabling the device to share the  $I^2C$  with other  $I^2C$  devices.

The SiT3521 utilizes SiTime's unique DualMEMS<sup>®</sup> temperature sensing and TurboCompensation<sup>®</sup> technology to deliver exceptional dynamic performance:

- Resistant to airflow and thermal shock
- Resistant to shock and vibration
- Superior power supply noise rejection

Combined with wide frequency range and user programmability, this device is ideal for telecom, networking and industrial applications that require a variety of frequencies and operate in noisy environment.

### Features

- Programmable frequencies (factory or via l<sup>2</sup>C/SPI) from 1 MHz to 340 MHz
- Digital frequency pulling (DCO) via I<sup>2</sup>C/SPI
  - Output frequency pulling with perfect pull linearity
  - 13 programmable pull range options to ±3200 ppm
  - Frequency pull resolution as low as 5 ppt (0.005 ppb)
- 0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
- Integrated LDO for on-chip power supply noise filtering
- 0.02 ps/mV PSNR
- -40°C to 105°C operating temperature
- LVPECL, LVDS, or HCSL outputs
  - Programmable LVPECL, LVDS Swing
  - LVDS Common Mode Voltage Control
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free

## Applications

- Ethernet: 1/10/40/100/400 Gbps
- G.fast and xDSL
- Optical Transport: SONET/SDH, OTN
- Clock and data recovery
- Processor over-clocking
- Low jitter clock generation
- Server, storage, datacenter
- Test and measurement
- Broadcasting



#### Package Pinout (10-Lead QFN, 5.0 x 3.2 mm)




Figure 2. Pin Assignments (Top view) (Refer to Table 14 for Pin Descriptions)

## Block Diagram





Figure 1. SiT3521 Block Diagram



## **Ordering Information**





#### Notes:

1. -40 to 105°C option available only for I<sup>2</sup>C operation.

2. Bulk is available for sampling only.



## TABLE OF CONTENTS

Description	
Features	
Applications	1
Block Diagram	
Ordering Information	
1 Electrical Characteristics	
2 Device Configurations and Pin-outs	
3 Waveform Diagrams	11
4 Termination Diagrams	
4.1. LVPECL	
4.2. LVDS	
4.3. HCSL	
5 Test Circuit Diagrams	
6 Architecture Overview	
7 Functional Overview	
7.1. User Programming Interface	
7.2. Start-up output frequency and signaling types	
7.3. In-system programmable options	
8 In-system Programmable Functional Description	
8.1. Any-frequency function	
8.2. DCO Functional Description	
8.4. Software OE Functional Description	
9 I <sup>2</sup> C/SPI Control Registers	
9.1. Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW)	
9.1. Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW)	
9.3. Register Address: 0x02. DCO PULL RANGE CONTROL	29
9.4. Register Address: 0x03. Frac-N PLL Feedback Divider Integer Value and Frac-N PLL Feedback Divider	Fraction
Value MSW	
9.5. Register Address: 0x04. Frac-N PLL Feedback Divider Fraction Value LSW	
9.6. Register Address: 0x05. Forward Divider, Driver Control	
9.7. Register Address: 0x06. Driver Divider, Driver Control	
10 I <sup>2</sup> C Operation	
10.1.1 <sup>2</sup> C protocol	
10.2. I <sup>2</sup> C Timing Specification	
10.3. I <sup>2</sup> C Device Address Modes	
11 SPI Operation	
Schematic Examples	
Dimensions and Patterns	
Additional Information	
Revision History	45



## **1** Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output terminations shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

## Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL

					-			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
			Fr	equency Ra	ange			
Output Frequency Range	f	1	-	340	MHz	Factory or user programmable, accurate to 6 decimal places		
Frequency Stability								
Frequency Stability	F_stab	-10		Inclusive of initial tolerance, operating temperature, rated				
		-20	-	+20	ppm	power supply voltage and load variations.		
		-25	-	+25	ppm			
		-50	-	+50	ppm			
First Year Aging	F_1y	Ι	±1	I	ppm	1 <sup>st</sup> -year aging at 25°C		
			Terr	perature R	ange			
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial		
		-40	-	+85	°C	Industrial		
		-40	-	+105	°C	Extended Industrial. Available only for I <sup>2</sup> C operation, not SPI.		
			S	upply Volta	ge			
Supply Voltage	pply Voltage Vdd	2.97	3.3	3.63	V			
		2.7	3.0	3.3	V			
		2.52	2.8	3.08	V			
		2.25	2.5	2.75	V			
			Input Cha	aracteristics	s – OE Pin			
Input Voltage High	VIH	70%	-	-	Vdd	OE pin		
Input Voltage Low	VIL	-	-	30%	Vdd	OE pin		
Input Pull-up Impedance	Z_in	-	100	-	kΩ	OE pin, logic high or logic low		
			Outp	ut Characte	ristics			
Duty Cycle	DC	45	-	55	%			
		Sta	rtup and Ou	tput Enable	/Disable T	Timing		
Start-up Time	T_start	Ι	-	3.0	ms	Measured from the time Vdd reaches its rated minimum value		
Output Enable/Disable Time – Hardware control via OE pin	T_oe_hw	-	-	3.8	μs	Measured from the time OE pin reaches rated VIH and VIL to the time clock pins reach 90% of swing and high-Z. See Figure 9 and Figure 10		
Output Enable/Disable Time – Software control via I <sup>2</sup> C/SPI	T_oe_sw	-	-	6.5	μs	Measured from the time the last byte of command is transmitted via I <sup>2</sup> C/SPI (reg1) to the time clock pins reach 90% of swing and high-Z. See Figure 30 and Figure 31		



## Table 2. Electrical Characteristics – LVPECL Specific

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
Current Consumption								
Current Consumption	Idd	-	-	89	mA	Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V		
OE Disable Supply Current	I_OE	-	-	58	mA	OE = Low		
Output Disable Leakage Current	l_leak	-	0.15	-	μA	OE = Low		
Maximum Output Current	I_driver	-	Ι	32	mA	Maximum average current drawn from OUT+ or OUT-		
	Output Characteristics							
Output High Voltage	VOH	Vdd - 1.1V	Ι	Vdd - 0.7V	V	See Figure 5		
Output Low Voltage	VOL	Vdd - 1.9V	-	Vdd - 1.5V	V	See Figure 5		
Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 6		
Rise/Fall Time	Tr, Tf	-	225	290	ps	20% to 80%, see Figure 6		
				Jitter				
RMS Phase Jitter (random) – DCO Mode Only	T_phj	-	0.225	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels		
		-	0.1	0.14	ps	f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels		
RMS Phase Jitter (random) – Any-frequency Mode Only	T_phj	-	0.225	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels		
		-	0.11	0.15	ps	f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels		
RMS Period Jitter <sup>[3]</sup>	T_jitt	-	1	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V		

Note:

3. Measured according to JESD65B.

## Table 3. Electrical Characteristics – LVDS Specific

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
Current Consumption							
Current Consumption	Idd	-	-	80	mA	Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V	
OE Disable Supply Current	I_OE	-	-	61	mA	OE = Low	
Output Disable Leakage Current	I_leak	-	0.15	-	μΑ	OE = Low	
			Outpu	It Character	istics		
Differential Output Voltage	VOD	250	-	455	mV	f = 156.25MHz See Figure 7	
Delta VOD	ΔVOD	-	-	50	mV	See Figure 7	
Offset Voltage	VOS	1.125	-	1.375	V	See Figure 7	
Delta VOS	ΔVOS	-	-	50	mV	See Figure 7	
Rise/Fall Time	Tr, Tf	_	400	470	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 8	
				Jitter			
RMS Phase Jitter (random) – DCO Mode Only	T_phj	-	0.21	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels	
		-	0.1	0.12	ps	f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels	
RMS Phase Jitter (random) – Any-frequency Mode Only	T_phj	-	0.21	0.367	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels	
		_	0.1	0.12	ps	f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels	
RMS Period Jitter <sup>[4]</sup>	T_jitt	-	1	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V	

Note:

4. Measured according to JESD65B.



#### Table 4. Electrical Characteristics – HCSL

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
Current Consumption							
Current Consumption	ldd	-	-	93	mA	Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V	
OE Disable Supply Current	I_OE	-	-	60	mA	OE = Low	
Output Disable Leakage Current	l_leak	-	0.15	-	μA	OE = Low	
			Outp	ut Characte	ristics		
Output High Voltage	VOH	0.60	-	0.90	V	See Figure 5	
Output Low Voltage	VOL	-0.05	-	0.08	V	See Figure 5	
Output Differential Voltage Swing	V_Swing	1.2	1.4	1.8	V	See Figure 6	
Rise/Fall Time	Tr, Tf	-	360	465	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure $6$	
				Jitter			
RMS Phase Jitter (random) – DCO mode only	T_phj	-	0.215	0.280	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz all Vdd levels	
		-	0.09	0.12	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels	
RMS Phase Jitter (random) – Any-frequency mode only	T_phj	-	0.220	0.320	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels	
		-	0.1	0.12	ps	f = 156.25 MHz, IEEE802.3-2005 10 GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels	
RMS Period Jitter <sup>[5]</sup>	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V	

Note:

5. Measured according to JESD65B.

## Table 5. I<sup>2</sup>C Electrical Characteristics – SCLK, SDA, 1 MHz SCLK, 255 Ohm, 550 pF (Max I<sup>2</sup>C Bus Load)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Input Voltage Low	VIL	_	-	30%	Vdd	
Input Voltage High	VIH	70%	-	-	Vdd	
Output Voltage Low	VOL	-	-	0.4	V	
Input Leakage current <sup>[6]</sup>	١L	0.5	-	24	μA	0.1 Vdd < VOUT < 0.9 Vdd
Input Capacitance	CIN	-	-	5	pF	

#### Note:

6. Including leakage current from 160 kOhm pull resister at typical condition to Vdd.

## Table 6. SPI Electrical Characteristics – SCLK, MOSI, SS, MISO

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
	Input Pins – SCKL, MOSI, 55						
Input Voltage Low	VIL	-	-	10%	Vdd		
Input Voltage High	VIH	90%	-	-	Vdd		
Input Capacitance	CIN	-	-	5	pF		
			Out	put Pin – MI	SO		
Output Voltage High	VOH	90%	-	-	Vdd	IOH = 2.2 mA (Vdd = 2.5 V)	
Output Voltage Low	VOL	-	-	10%	Vdd	IOL = 2.7 mA (Vdd = 2.5 V)	
Leakage in high impedance mode	١L	0.5	-	24	μA	0.1 Vdd< VOUT < 0.9 Vdd	

## Table 7. Typical Phase Noise: Default start-up or reprogrammed frequency in DCO mode – LVDS output clock

Frequency Offsets	Output Frequency Phase Noise (dBc/Hz)					
Frequency Onsets	156.25 MHz	322.265625 MHz				
100 Hz	-97.8	-91.5				
1 kHz	-122.9	-116.5				
10 kHz	-131.1	-124.6				
100 kHz	-132.9	-126.3				
1 MHz	-148.2	-132.0				
10 MHz	-156.9	-153.0				
20 MHz	-157.7	-154.2				

#### Table 8. Typical Phase Noise: Reprogrammed frequency in any-frequency Mode – LVDS output clock

Fraguanay Offacto	Output Frequency Phase Noise (dBc/Hz)					
Frequency Offsets	156.25 MHz	322.265625 MHz				
100 Hz	-98.5	-92.7				
1 kHz	-123.0	-116.6				
10 kHz	-131.9	-125.3				
100 kHz	-134.8	-127.9				
1 MHz	-146.9	-131.2				
10 MHz	-156.7	-152.7				
20 MHz	-157.7	-154.1				



#### Table 9. Absolute Maximum

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)	-0.5	4.0	V
Input Voltage, Maximum (any input pin)	-	Vdd + 0.3 V	V
Input Voltage, Minimum (any input pin)	-0.3	-	V
Storage Temperature	-65	150	℃
Maximum Junction Temperature	-	135	℃
Soldering Temperature <sup>[7]</sup> (follow standard Pb-free soldering guidelines)	-	260	°C

Note:

7. Exceeding this temperature for an extended period of time may damage the device.

#### Table 10. Thermal Consideration<sup>[8]</sup>

Package	hetaJA, 4 Layer Board (°C/W)	hetaJC, Bottom (°C/W)
5032, 10-pin	55 <sup>[9]</sup>	20

Note:

8. Refer to JESD51 for 0JA and 0JC definitions, and reference layout used to determine the 0JA and 0JC values in the above Table 10.

9. Value for  $\theta$ JA assumes the center pad is soldered down.

#### Table 11. Maximum Operating Junction Temperature<sup>[10]</sup>

Max Operating Temperature(ambient)	Maximum Operating Junction Temperature
70°C	95°C
85°C	110°C
105°C	130°C

Note:

10. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

#### **Table 12. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C	-	-
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		




## 2 Device Configurations and Pin-outs

## Table 13. Device Configurations

Programming Interface	Addressing Mode	Pin 4	Pin 5	Pin 9	Pin 10
l <sup>2</sup> C	Pin controlled	A1	A0	SDA	SCLK
	Software	NC	NC	SDA	SCLK
SPI	-	SS	MOSI	MISO	SCLK

## Pin-out Top Views (10-Lead QFN, 5.0 mm x 3.2 mm)






Figure 3. I<sup>2</sup>C Mode

Figure 4. SPI Mode



#### **Table 14. Pin Description**

Pin	Symbol	I/O	Internal Pull-up/ Pull Down Resistor	Function
			100 kΩ Pull-Up	Pin 1 and Pin 2 functions are set by the ordering code in Ordering Information Table. If Software OE mode is selected in Ordering Table, both pin 1 and pin 2 are NC.
1	OE	Input	100 K22 Pull-Op	H <sup>[11]</sup> : Specified frequency output L: Output Driver is disabled: OUT- = High-Z
	NC	No Connect		OUT+ = High-Z No Connect
	NC	No Connect		
2	OE	Input	100 kΩ Pull-Up	Pin 1 and Pin 2 functions are set by the ordering code in Ordering Information Table. If Software OE mode is selected in Ordering Table, both pin 1 and pin 2 are NC. H <sup>[11]</sup> : Specified frequency output L: Output Driver is disabled: OUT- = High-Z OUT+ = High-Z
	NC	No Connect		No Connect
3	GND	Ground		Connect to ground
4	A1	Input	100 kΩ Pull-Up	I <sup>2</sup> C Address Select, Most Significant Bit (MSB) <u>A1 A0 I<sup>2</sup>C Address</u> 0 0 1100000         0 1 1100010         1 0 1101000         1 1 110101 (Default)
	NC	No Connect		No Connect. I <sup>2</sup> C Address is factory set to one of the 16 available addresses shown in Table 27 and also on the Ordering Information Table.
	SS	Input	100 kΩ Pull-Up	SPI Chip select, active low
5	A0	Input	100 kΩ Pull-Up	I²C Address Select, Least Significant Bit (LSB)           A1         A0         I²C Address           0         0         1100000           0         1         1100010           1         0         1101000           1         1         1101010 (Default)
	NC	No Connect		No Connect. I <sup>2</sup> C Address is factory set to one of the 16 available addresses shown in Table 27 and also on the Ordering Information Table.
	MOSI	Input	100 kΩ Pull-Up	SPI serial data input
6	OUT+	Output		Oscillator output
7	OUT-	Output		Complementary oscillator output
8	VDD	Power		Connect to Vdd <sup>[12]</sup>
	SDA	Input	200 kΩ Pull-Up	I <sup>2</sup> C serial data input
9	MISO	Output	200 kΩ Pull-Up	SPI serial data output
10	SCLK	Input	200 kΩ Pull-Up	I <sup>2</sup> C/SPI serial clock input

#### Notes:

In OE mode for noisy environments, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If OE pin needs to be left floating, use the NC option.

12. 0.1  $\mu F$  capacitor in parallel with a 10  $\mu F$  capacitor are required between VDD and GND.



## **3** Waveform Diagrams




Figure 5. LVPECL, HCSL Voltage Levels per Differential Pin (i.e. OUT+, or OUT-)






Figure 6. LVPECL, HCSL Voltage Levels Across Differential Pair (i.e. OUT+ minus OUT-)





## Waveform Diagrams (continued)





















## **4** Termination Diagrams

## 4.1. LVPECL








Figure 12. LVPECL DC-coupled Load Termination with Thevenin Equivalent Network




Figure 13. LVPECL with Y-Bias Termination




Figure 14. LVPECL with DC-coupled Parallel Shunt Load Termination



## **Termination Diagrams (continued)**

## 4.2. LVDS




Figure 15. LVDS single DC Termination at the Load




Figure 16. LVDS Double AC Termination with Capacitor Close to the Load




Figure 17. LVDS Double DC Termination



## **Termination Diagrams (continued)**

## 4.3. HCSL




Figure 18. HCSL Interface Termination



## 5 Test Circuit Diagrams




Figure 19. Test Circuit (I<sup>2</sup>C mode and OE Function for Pin 1)




Figure 20. Test Circuit (I<sup>2</sup>C mode and OE Function for Pin 2)




Figure 21. Test Circuit (I<sup>2</sup>C mode and NC Function for both Pin1 and Pin2)



## **Test Circuit Diagrams (continued)**




Figure 22. Test Circuit (SPI mode and OE Function for Pin 1)




Figure 23. Test Circuit (SPI mode and OE Function for Pin 2)




Figure 24. Test Circuit (SPI mode and NC Function for both Pin1 and Pin2)

## 6 Architecture Overview

Based on SiTime's innovative Elite Platform<sup>®</sup>, the SiT3521 delivers exceptional dynamic performance, i.e. resilience to environmental stressors such as shock, vibration and fast temperature transients. Underpinning the Elite platform are SiTime's unique DualMEMS temperature sensing architecture and TurboCompensation technology, illustrated in Figure 1.

DualMEMS is a noiseless temperature sensing scheme. It consists of two MEMS resonators fabricated on the same die substrate. The TempFlat resonator is designed with a flat frequency characteristic over temperature whereas the temperature sensing resonator is by design sensitive to temperature changes. The ratio of frequencies between these two resonators provides an accurate reading of the resonator temperature with 30  $\mu$ K resolution.

By placing the two MEMS resonators on the same die, this temperature sensing scheme eliminates the thermal lag and gradients between the resonator and the temperature sensor, an inherent weakness of the legacy quartz TCXOs.

The DualMEMS temperature sensor is then combined with a state-of-the-art temperature compensation circuit in the CMOS IC. The TurboCompensation design, with >100 Hz compensation bandwidth, achieves dynamic frequency stability that is far superior to any quartz devices. The 7<sup>th</sup> order compensation algorithm enables additional optimization of frequency stability and frequency slope over temperature within any specific temperature range of choice for a given system design.

The Elite platform also incorporates a high resolution, low noise frequency synthesizer along with the industry standard I<sup>2</sup>C and/or SPI bus. This unique combination enables system designers to digitally control the output frequency in steps as low as 5 ppt (parts per trillion) and over a wide frequency range from 1 MHz to 340 MHz.

For more information regarding the Elite platform and its benefits please visit:

- SiTime's breakthroughs section
- TechPaper: DualMEMS Temperature Sensing Technology
- TechPaper: DualMEMS Resonator TDC

## 7 Functional Overview

The SiT3521 is designed for maximum frequency flexibility with an array of factory programmable options, enabling system designers to configure this precision device for optimal performance in a given application.

#### 7.1. User Programming Interface

The SiT3521 supports either I<sup>2</sup>C or SPI interface (slave only) as a factory programmable option via the ordering codes. For I<sup>2</sup>C, the user has the option of using one of the four default addresses selectable with two address pins (A0, A1) or specifying one of the sixteen factory programmed addresses. Refer to I<sup>2</sup>C/SPI Device Address Modes section for details.

Table 15	. Programming	Interface	Ordering Codes
----------	---------------	-----------	----------------

Programming Interface	Addressing Mode	Ordering Code
I <sup>2</sup> C	2 address pins – A0, A1	"G"
	Factory programmed	"0-F"
SPI	Chip select pin	"S"

#### 7.2. Start-up output frequency and signaling types

The SiT3521 is shipped with a default start-up frequency between 1 MHz to 340 MHz in steps of 1 Hz that a user specifies in the ordering code.

A user can also specify one of the three differential signaling types in the ordering code.

#### **Table 16. Output Format Ordering Codes**

Output Format	Ordering Code
LVPECL	"1"
LVDS	"2"
HCSL	"4"

#### 7.3. In-system programmable options

The SiT3521 enables software control of the following features via  $I^2C/SPI$ :

- Any-frequency feature: Output frequency that can be re-programmed to any value between 1 MHz and 340 MHz in 1 Hz steps
- **DCO feature**: Output frequency that can be steered (pulled) by up to ±3200 ppm with 5 to 94 ppt resolution
- Software OE feature: Enabling or disabling of the output driver

Refer to Chapter 9 for programming details.



## 8 In-system Programmable Functional Description

Figure 25 shows hi-level block diagram of In-system programmable oscillator showing user accessible and non-user-accessible circuit blocks.




Figure 25. In-system Programmable Oscillator Block Diagram

#### 8.1. Any-frequency function

The any-frequency feature allows users to re-program the device output to a new frequency between 1 MHz to 340 MHz and optimize output driver according to the given new frequency after power-up through the I<sup>2</sup>C or SPI interface. Device output frequency is defined by a combination of Frac-N PLL feedback divider (N) and forward divider (M).

Equation 1: Output frequency,

Fout = 
$$\frac{94 \text{ MHz*N}}{\text{M}}$$

Table17isshowingunsupportedany-frequencyFrequencies.

Table 17.	List of	Unsupported	Frequencies
-----------	---------	-------------	-------------

Unsupported Frequency Range (MHz)		
Min. Max.		
300.2125	307.5001	

To re-program device to the desired output frequency, user should calculate the most appropriate Frac-N PLL feedback and forward divider combination. For a given output frequency, the choice of dividers combination must fall within the allowable ranges (See the Table 18).

Calculation of the appropriate N and M values and selection of proper Driver Control values consist of the following steps. Throughout these steps, and example using LVPECL 75 MHz output frequency will be used.

#### Table 18. Any-frequency user-accessible blocks

Block Name	Available values	Register Name	Register Address
N	13.08511 to 15.96875	N_reg [31:0]	0x03[15:0] = N_reg[31:16] 0x04[15:0] = N_reg[15:0]
М	2 to 8191	M_reg [12:0]	0x05[15:3] = M_reg[12:0]
Driver Control	0 to 63	Driver Control Reg [5:0]	0x05[2:0] = Driver Control Reg [5:3] 0x06[2:0] = Driver Control Reg [2:0]

#### Step 1: N and M dividers values calculation

Find the lowest allowed M divider value which gives N value (see Equation 2) within allowed Frac-N PLL feedback divider range (see Table 18):

#### Equation 2:

$$N = \frac{Fout^*M}{94 \text{ MHz}}$$

Table 19 below shows implementation of this step for the75 MHzoutput frequency example. The combinationsatisfying above conditions is highlighted in blue.

# Table 19. Frac-N PLL Feedback Divider and ForwardDivider Combination Calculation for Output Frequency= 75 MHz

M Within 2 to 8191	N Within 13.08511 to 15.96875
16	12.76596
17	13.56383
18	14.36170
19	15.15957
20	15.95745

#### Step 2: Calculate N and M Dividers Binary Values

The selected combination of Frac-N PLL feedback divider and forward divider values should be converted to binary words and then written to the device's control registers. Number conversion, conditioning and write procedure are as follows. The values calculated in the previous steps for 75 MHz output frequency will be used for example purposes.

#### Step 2.1: Convert N value to binary word (N\_reg)

32 bits are intended for N divider value: MSB 5 bits for integer and LSB 27 for fractional parts

- Take the integer part of the N divider value and convert to binary.
   In our example, integer part is dec: 13 and bin: 01101
- Execute bitwise XOR operation on the integer part (01101b) and 01110b mask.
   The reason for the 01110b mask is to set the default value when the device is in an unprogrammed state and all bit values are 0.

#### N\_reg[31:27] = 01101b (given integer part) XOR 01110b (mask) = 00011b (final value)

 Fractional part of the N divider value should be multiplied by 2<sup>27</sup> and then rounded towards nearest integer. Then it should be converted to binary value resulting in a 27-bit binary word. Because the fractional part of N is always positive, no sign bit should be used. In our example,

 $2^{27}$  \* 0.56383 = 75,675,981.57824. Rounding to the nearest integer gives 75,675,982 and converting to binary:

#### N\_reg[26:0] = 100100000101011100101001110b (final value)

#### Step 2.2: Convert M divider value to binary word

- M divider value should be converted to 13-bit binary word. As forward divider is always positive no sign bit should be used. In this example, the M value is dec: 17, bin: 000000010001b
- 2) Execute bitwise XOR operation on the M value and 0000000011011b mask.

#### M\_reg[12:0] = 000000010001b (given M) XOR 000000011011b = 000000001010b (final value)

#### Step 3: Select appropriate Drive Control values

Select appropriate Drive Control values based on Table 20.

#### Table 20. Driver Control settings

Output Driver	Output Frequency (MHz)	Drive Control Reg [5:0]
	1 to 250	110110b
LVPECL	250.000001 to 340	101110b
	1 to 250	001000b
LVDS or HCSL	250.000001 to 340	000000b

#### Step 4: Write N and M binary values to the device

#### Step 4.1: Read back the contents of 0x06[15:0]

Reg6 read back is needed to capture the value of this register so the same values can be written along with the Driver Control Reg[2:0] value

## Step 4.2: Write registers to the device in the following sequence

1) Address 0x03 0x03[15:11] = N\_reg[31:27] (integer part)

0x03[10:0] = M\_reg[26:16] (fractional part, MSW)

2) Address 0x04

0x04[15:0] = N\_reg[15:0] (fractional part, LSW)

3) Address 0x06
 0x06[15:3] = Values red out at step 3.1
 0x06[2:0] = Driver Control Reg[2:0]

4) Address 0x05

0x05[15:3] = N\_reg[12:0]

0x05[2:0] = Driver Control Reg[5:3]

After the forward divider value 0x05 is written, the outputs will be disabled until the PLL locks to the new frequency and is stable. When the PLL is stable, the clock output will be re-enabled. Figure 26 and Figure 27 show the write sequence, output disable and programming time for  $I^2C$  and SPI interfaces.






Figure 26. Changing the Default Start-up Output Frequency Using Auto Address Incrementing (I<sup>2</sup>C)






Figure 27. Changing the Default Start-up Output Frequency Using Auto Address Incrementing (SPI)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Delay between transactions	T <sub>delay</sub>	125	-	-	μs	SPI only
Output Disable Time	Tdisable	-	-	2.3	μs	At 85°C ambient
Settling Time for Frequency Change	Tre-programming	-	-	421	μs	At 85°C ambient



#### 8.2. DCO Functional Description

The DCO feature allows users to steer (pull) output frequency by up to  $\pm 3200$  ppm with 5 to 94 ppt resolution through the I<sup>2</sup>C or SPI digital interface.

There are several advantages of DCO relative to analog voltage control (VCXO)

- a. Frequency Control Resolution as low as 5 ppt. This high resolution minimizes accumulated time error in synchronization applications.
- b. Lower system cost A VCXO may need a Digital to Analog Converter (DAC) to drive the control voltage input. In a DCO, the frequency control is achieved digitally by register writes to the control registers via l<sup>2</sup>C, thereby eliminating the need for a DAC.
- c. Better Noise Immunity The analog signal used to drive the voltage control pin of a VCXO can be sensitive to noise and the trace over which the signal is routed can be susceptible to noise coupling from the system. The DCO does not suffer from analog noise coupling since the frequency control is performed digitally through l<sup>2</sup>C.
- d. No Frequency Pull non-linearity. The frequency pulling is achieved via fractional feedback divider of the PLL, eliminating any pull non-linearity concern which is typical of quartz based VCXOs. This improves dynamic performance in closed loop operations.
- Programmable Wide Pull Range The DCO pulling mechanism is via the fractional feedback divider and is therefore not constrained by resonator pullability as in quartz based solutions. The SiT3521 offers 16 frequency pull range options from ±6.25 ppm to ±3200 ppm, thereby giving system designers great flexibility.

In the DCO mode, the device powers up at the nominal operating frequency and pull range specified by the ordering code. After power-up both the pull range and output frequency can be controlled via I<sup>2</sup>C/SPI writes to the respective control registers. The maximum output frequency change is constrained by the pull range limits.

The pull range is specified by the value loaded in the digital pull range control register. The 16 pull range choices are specified in the control register and range from  $\pm 6.25$  ppm to  $\pm 3200$  ppm.

Table 22 below shows the frequency resolution vs. pull range programmed value.

Programmed Pull Range	Frequency Precision
±25 ppm	5x10 <sup>-12</sup>
±50 ppm	5x10 <sup>-12</sup>
±80 ppm	5x10 <sup>-12</sup>
±100 ppm	5x10 <sup>-12</sup>
±125 ppm	5x10 <sup>-12</sup>
±150 ppm	5x10 <sup>-12</sup>
±200 ppm	5x10 <sup>-12</sup>
±400 ppm	1x10 <sup>-11</sup>
±600 ppm	1.4x10 <sup>-11</sup>
±800 ppm	2.1x10 <sup>-11</sup>
±1200 ppm	3.2x10 <sup>-11</sup>
±1600 ppm	4.7x10 <sup>-11</sup>
±3200 ppm	9.4x10 <sup>-11</sup>

#### Table 22. Frequency Resolution vs. Pull Range

The ppm frequency offset is specified by the 26-bit DCO Frequency control register in two's complement format as described in the I<sup>2</sup>C/SPI Register Descriptions. The power up default value is 00000000000000000000000 which sets the output frequency at its nominal value (0 ppm). To change the output frequency, a frequency control word is written to 0x00[15:0] (Least Significant Word) and 0x01[9:0] (Most Significant Word). The LSW value should be written first followed by the MSW value; the frequency change is initiated after the MSW value is written.



								PPM Pull Range
Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0	
Value (Hex)	01	1111	1111	1111	1111	1111	1111	200pp
Dec. Value			225 -	1 = 33,554	4,431			
Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0	
Value (Hex)	00	0000	0000	0000	0000	0000	0000	0ppm (
Dec. Value				0				
Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0	
Value (Hex)	10	0000	0000	0000	0000	0000	0000	
Dec. Value			-(225 -	1) = -33,5	54,431			1

#### Figure 28. Pull range and Frequency Control Word

Figure 28 shows how the two's complement signed value of the frequency control word sets the output frequency within the ppm pull range set by 0x02[3:0]. This example shows use of ±200 ppm pull range. Therefore, to set the desired output frequency, one just needs to calculate the fraction of full scale value ppm, covert to two's complement binary and then write the values to the frequency control registers.

The following formula generates the control word value:

#### Control word Value = = RND((2<sup>25</sup>-1) \* ppm shift from nominal/pull range)

where RND is the rounding function which rounds the number to the nearest whole number.

Two examples follow, assuming the ±200 ppm pull range.

#### Example 1:

Default start-up output frequency = 156.25 MHz Desired output frequency = 156.2640625 MHz (+90 ppm)

 $2^{25}$ -1 corresponds to +200 ppm, and the fractional value required for +90 ppm can be calculated as follows. 90 ppm/200 ppm \* ( $2^{25}$ -1) = 15,099,493.95

Rounding to the nearest whole number yields 15,099,494 and converting to two complement gives a binary value of 111001100110011001100110 and E66666 in hex.

#### Example 2:

Default start-up output frequency = 122.88 MHz Desired output frequency = 122.873856 MHz (-50 ppm)

Following formula shown above,

(-50 ppm/200 ppm) \* (225-1) = -8,388,607.75

Rounding to the nearest whole number results in -8,388,608.

 To Summarize, the procedure for calculating the frequency control word associated with a given ppm offset is as follows:

- Calculate the fraction of the half pull range needed. For example, if the total pull range is set for ±100 ppm and a +20 ppm shift from the nominal frequency is needed, this fraction is 20 ppm/100 ppm = 0.2
- 2) Multiply this fraction by the full half scale word value,  $2^{25}$ -1 = 33,554,431, round to the nearest whole number and convert the result to two's complement binary. Following the +20 ppm example, this value is  $0.2 \times 33,554,431 = 6,710,886.2$  and rounded to 6,710,886.
- Write the two's complement binary value starting with the Least Significant Word (LSW) 0x00[16:0], followed by the Most Significant Word (MSW), 0x01[9:0]. If the user desires that the output remains enabled while changing the frequency, a 1 must also be written to the OE control bit 0x01[10] if the device has software OE Control Enabled.

#### It is important to note that the maximum DCO Frequency Control update rate is 38 kHz regardless of I<sup>2</sup>C/SPI bus speed.

#### 8.3. Pull Range, Absolute Pull Range

Pull range (PR) is the amount of frequency deviation that will result from changing the control voltage over its maximum range under nominal conditions.

Absolute pull range (APR) is the guaranteed controllable frequency range over all environmental and aging conditions. Effectively, it is the amount of pull range remaining after taking into account frequency stability tolerances over variables such as temperature, power supply voltage, and aging, i.e.:

$$APR = PR - F_{stability} - F_{aging}$$

where  $F_{stability}$  is the device frequency stability due to initial tolerance and variations on temperature, power supply, and load.

Table 23 below shows the pull range and corresponding APR values for each of the frequency vs. temperature ordering options.


Pull Range Ordering Code	Programmed Pull Range ppm	APR ppm ±10 ppm option	APR ppm ±20 ppm option	APR ppm ±25 ppm option	APR ppm ±50 ppm option
м	±25	±10	-	-	-
В	±50	±35	±25	±20	-
С	±80	±65	±55	±50	±25
E	±100	±85	±75	±70	±45
G	±125	±110	±100	±95	±70
Н	±200	±185	±175	±170	±145
х	±400	±385	±385	±380	±345
Y	±800	±785	±785	±780	±745
Z	±1600	±1585	±1585	±1580	±1545
U	±3200	±3185	±3185	±3180	±3145

#### Table 23. DCO Pull Range, APR Options



Figure 29 below shows the I<sup>2</sup>C sequence for writing the 4-byte control word using auto address incrementing. It is important to note that if the I<sup>2</sup>C function is under software control, the software OE control bit 0x01[10] should be "1" during the write sequence to avoid disabling the output.

Digital Frequency Control – Least Significant Word (LSW) [15:0]



#### Table 24. DCO Delay and Settling Time


Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Frequency Change Delay	Tfdelay	-	103	140	μs	Time from end of 0x01 reg MSW to start of frequency pull, as shown in Figure 29 $$
Frequency Settling Time	Tsettle	-	16.5	20	μs	Time to settle to $\pm 0.5\%$ of frequency offset, as shown in Figure 29



#### 8.4. Software OE Functional Description

Output driver can be enabled or disabled through control registers 0x01[10] (corresponding part number option should be selected to enable this function, please refer to the OE Pin Control option in Ordering Information section). To enable the output driver, this register should be set to 1, to disable – to 0.

**Important note:** By default (at startup) output is disabled in this mode and should be enabled by corresponding write operation after start-up.








Figure 31. Enable/Disable software OE (I<sup>2</sup>C)



## 9 I<sup>2</sup>C/SPI Control Registers

The any-frequency, DCO software OE and drive strength control features enable control of frequency pull range, frequency pull value, Output Enable and Drive strength setting via I<sup>2</sup>C/SPI writes to the control registers.

Table 25 below shows the register map summary and the detailed register descriptions follow.

#### Table 25. Register Map Summary

Address	Bits	Access	Description
0x00	[15:0]	RW	DCO FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)
0x01	[15:11]	R	NOT USED
	[10]	RW	OE CONTROL. This bit is only active if the output enable function is under software control. If the device is configured for hardware control using an OE pin, writing to this bit has no effect. Selection of Pin or Software OE Control is an ordering option shown in Ordering Information Table.
	[9:0]	RW	DCO FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)
0x02	[15:4]	R	NOT USED
	[3:0]	RW	DCO PULL RANGE CONTROL
0x03	[15:11]	RW	FRAC-N PLL FEEBDACK DIVIDER INTEGER VALUE
	[10:0]	RW	FRAC-N PLL FEEBDACK DIVIDER FRACTIONAL VALUE, MOST SIGNIFICANT WORD (MSW)
0x04	[15:0]	RW	FRAC-N PLL FEEBDACK DIVIDER FRACTIONAL VALUE, LEAST SIGNIFICANT WORD (LSW)
0x05	[15:3]	RW	FORWARD DIVIDER
	[2:0]	RW	DRIVER CONTROL
0x06	[15:2]	R	NOT USED
	3	RW	DRIVER DIVIDER VALUE
	[2:0]	RW	DRIVER CONTROL

## **Register Descriptions**

#### 9.1. Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name		DCO FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)[15:0]														

Bits	Name	Access	Description
15:0	DCO FREQUENCY CONTROL LEAST SIGNIFICANT WORD	RW	Bits [15:0] are the lower 16 bits of the 26 bit FrequencyControlWord and are the Least Significant Word (LSW). The upper 10 bits are in regsiter 0x01[9:0] and are the most significant Frequency Control Word (MSW). The lower 16 bits together with upper 10 bits specify a 26-bit frequency control word. This power up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After powerup, the system can write to these two registers to pull the frequency across the pull range. The register values are 2's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the next section.

#### 9.2. Register Address: 0x01. OE Control, DCO Frequency Control Most Significant Word (MSW)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	NOT USED					OE	DCO FREQUENCY CONTROL[9:0] MSW									

Bits	Name	Access	Description
15:11	NOT USED	R	Bits [15:10] are read only and return all 0's when read. Writing to these bits have no effect.
10	OE Control	RW	Output Enable Software Control. Allows the user to enable and disable the output driver via I <sup>2</sup> C. 0 = Output Disabled (Default) 1 = Output Enabled
			This bit is only active if the output enable function is under software control. If the device is configured for hardware control using an OE pin, writing to this bit has no effect.
9:0	DCO FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)	RW	Bits [9:0] are the upper 10 bits of the 26 bit Frequency Control Word and are the Most Significant Word (MSW). The lower 16 bits are in register 0x00[15:0] and are the least significant Frequency Control Word (MSW). Theses lower 16 bits together with upper 10 bits specify a 26-bit frequency control word.
			This power up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After powerup, the system can write to these two registers to pull the frequency across the pull range. The register values are 2's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the next section.

## 9.3. Register Address: 0x02. DCO PULL RANGE CONTROL

Bit	15	14	13	12	11	10	9	6	5	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	X <sup>[13]</sup>	X <sup>[13]</sup>	X <sup>[13]</sup>	X <sup>[13]</sup>
Name		NONE												PULL RAN	NGE CON	ITROL

#### Note:

13. Default values are factory set but can be over-written after power-up.

Bits	Name	Access	Description
15:4	NONE	R	Bits [15:4] are read only and return all 0's when read. Writing to these bits have no effect.
3:0	DCOs PULL RANGE CONTROL	RW	Sets the digital pull range of the DCO. The table below shows the available pull range values and associated bit settings. The default value is factory programmed.
			Bit 3210 0000: Not used 0001: Not used 0010: Not Used 0011: ±25 ppm 0100: ±50 ppm 0101: ±80 ppm 0110: ±100 ppm 1100: ±150 ppm 1001: ±200 ppm 1001: ±200 ppm 1011: ±000 ppm 1011: ±000 ppm
			1101: ±1200 ppm 1110: ±1600 ppm 1111: ±3200 ppm



#### 9.4. Register Address: 0x03. Frac-N PLL Feedback Divider Integer Value and Frac-N PLL Feedback Divider Fraction Value MSW

Bit	15	14	13	12	11	10	9	6	5	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	х	x	х	х	х	х	х	х	х	х	х	х	х	х	х	x
Name	Frac	-N PLL Fe	eedback I Value	Divider Int	teger	Frac-N PLL Feedback Divider Fraction Value, MSW										

Bits	Name	Access	Description
15:11	Frac-N PLL Feedback Divider Integer Value	RW	Sets the integer value of the Frac-N PLL feedback divider. The default value is factory programmed to correspond to the desired output frequency (hence the x notation in the default value field) and can be changed by the user after powerup.
10:0	Frac-N PLL Feedback Divider Fraction Value, MSW	RW	Most Significant Word (MSW) of Frac-N PLL feedback divider fraction value. The MSW comprises the upper 11 bits of the 27-bit control word. The default value is factory programmed to correspond to the desired output frequency (hence the x notation in the default value field) and can be changed by the user after powerup.

#### 9.5. Register Address: 0x04. Frac-N PLL Feedback Divider Fraction Value LSW

Bit	15	14	13	12	11	10	9	6	5	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	х	х	х	х	х	х	х	х	х	х	х	x	х	х	х	x
Name		Frac-N PLL Feedback Divider Fraction Value, LSW														

Bits	Name	Access	Description
15:0	Frac-N PLL Feedback Divider Fraction Value, LSW	RW	Sets the Least Significant Word of the Frac-N PLL feedback divider fraction. The default value is factory programmed to correspond to the desired output frequency (hence the x notation in the default value field) and can be changed by the user after powerup.

#### 9.6. Register Address: 0x05. Forward Divider, Driver Control

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	х	х	х	х	х	х	х	х	х	х	х	х	х	0	0	0
Name		Forward Divider										Dr	iver Cont	rol		

Bits	Name	Access	Description	
15:3	Forward Divider	RW	the desired ou	er Value. The default value is factory programmed to correspond to tput frequency (hence the x notation in the default value field) and ed by the user after powerup. The Forward Divider Value Range is
2:0	Driver Control	RW	LVDS or HCS	_ driver
			Bit Value	Frequnecy range
			001	1 to 250 MHz
			000	250.000001 to 340 MHz
			LVPECL drive	r
			Bit Value	Frequnecy range
			110	1 to 250 MHz
			101	250.000001 to 340 MHz



## 9.7. Register Address: 0x06. Driver Divider, Driver Control

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	NOT USED									Driver Divider	Dr	iver Cont	rol			

Bits	Name	Access	Description	
15:4	NOT USED	R	Bits [15:4] are r effect.	ead only and return all 0's when read. Writing to these bits have no
3	Driver Divider	RW	Driver divider va	alue. DO NOT change this bit. Default value is 2 for SiT3521.
			Bit Value	Driver Divider
			0	2 (default, DO NOT change)
			1	1 (bypass)
2:0	Driver Control	RW	LVDS or HCSL	driver
			Bit Value	Frequency range
			000	1 to 340 MHz
			LVPECL driver	
			110	1 to 340 MHz



## 10 I<sup>2</sup>C Operation


#### 10.1. I<sup>2</sup>C protocol


#### Data valid

The SDA line must be stable during the high period of the SCLK. SDA transitions are allowed only during SCLK low level for data communication. Only one transition is allowed during low SCLK pulse to communicate one bit of data. Figure 32 shows the detailed timing diagram.

#### **START and STOP conditions**

The idle I<sup>2</sup>C bus state occurs when both SCLK and SDA are not being driven by any master and are therefore in a logic HI state due to the pull up resistors. Every transaction begins with a START (S) signal and ends with a STOP (P) signal. A START condition is defined by a high to low transition on the SDA while SCLK is high. A STOP condition is defined by a low to high transition on the SDA while SCLK is high. START and STOP conditions are always generated by master. This slave module also supports repeated START (Sr) condition which is same as START condition instead of STOP condition (Blue color line shows repeated START in Figure 33).








Figure 33. START and STOP (or repeated START) condition



#### **Data Transfer Format**


Every data byte is eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred with the MSB (Most Significant Bit) first. The detailed data transfer format is shown in Figure 34 below.

The acknowledge bit must occur after every byte transfer and it allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. The acknowledge signal is defined as follows: the transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line low and it remains stable low during the high period of this clock pulse. Setup and hold times must also be taken into account. When SDA remains high during this ninth clock pulse, this is defined as the Not-Acknowledge signal (NACK). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer. The only condition that leads to the generation of NACK from the SiT3521 is when the transmitted address does not match the slave address. When the master is reading data from SiT3521, the SiT3521 expects the ACK from the master at the end of received data, so that the slave releases the SDA line and the master can generate the STOP or repeated START. If there is NACK signal at the end of data, then the SiT3521 tries to send the next data. If the first bit of next data is "0", then the SiT3521 holds the SDA line to "0", thereby blocking the master from generating a STOP/(re)START signal.

#### Write/Read sequence

This I<sup>2</sup>C slave module supports 7-bit device addressing format. The 8th bit is a read/write bit and "1" indicates a read transaction and a "0" indicates a write transaction. The register addresses are 8-bits long with an address range of 0 to 255 (00h to FFh). Auto address incrementing is supported which allows data to be transferred to contiguous addresses without the need to write each address beyond the first address. Since the maximum register address value is 255, the address will roll from 255 to back to 0 when auto address incrementing is used. Obviously, auto address incrementing should only be used for writing to contiguous addresses. The data format is 16bit (two bytes) with the most significant byte being transferred first. For a read operation, the starting register address must be written first. If that is omitted, reading will start from the last address in the auto-increment counter of the device, which has a startup default of 0x00.










Figure 35. Write Sequence





Figure 36. Read Sequence

#### 10.2. I<sup>2</sup>C Timing Specification

The below timing diagram and table illustrate the timing relationships for both master and slave.



#### Figure 37. I<sup>2</sup>C Timing Diagram

#### Table 26. I<sup>2</sup>C Timing Requirements

All Min and Max limits are specified over temperature and rated operating voltage with 255 Ohm resistor and 550 pF output load unless otherwise stated. Typical values are at 25°C and nominal supply voltage.

Devementer	Cumhal	Sta	ndard m	ode	F	ast mod	e	Fast	mode plu	JS <sup>[14]</sup>	Unit
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
SCLK clock frequency	fsclk	-	-	100	-	-	400	-	-	1000	kHz
Low period of SCLK clock	tLOW	470	-	-	1300	-	-	500	-	-	ns
High period of SCLK clock	t <sub>HIGH</sub>	400	-	-	600	-	-	260	-	-	ns
Rise time of both SCLK and SDA	tr	-	-	120	-	-	120	-	-	120	ns
Fall time of both SCLK and SDA	tr	30	-	300	30	-	300	30	-	120	ns
Hold time for Start condition	thd;sta	4000	-	-	600	-	-	260	-	-	ns
Setup time for Start condition	t <sub>SU;STA</sub>	470	-	-	600	-	-	260	-	-	ns
Data setup time	tsu;dat	250	-	-	100	-	-	50	-	-	ns
Data hold time	thd;dat	0	-	-	0	-	-	0	-	-	ns
Data valid time	tvd;dat	-	-	3450	-	-	900	-	-	450	ns
Data valid acknowledge time	t <sub>VD;ACK</sub>	-	-	3450	-	-	900	-	-	450	ns
Setup time for stop condition	t <sub>SU:STO</sub>	400	-	-	600	-	-	260	-	-	ns
I <sup>2</sup> C bus free time between stop and start	tBUF	470	-	-	1300	-	-	500	-	-	ns

#### Notes:

14. Fast mode plus is not supported in Extended Industrial temperature range.



#### **10.3.** I<sup>2</sup>C Device Address Modes

There are two I<sup>2</sup>C Address modes:

- Factory Programmed Mode. The lower 4 bits of the 7-bit device address are set by ordering code as shown in Table 27 below. There are 16 factory programmed addresses available. In this mode, pins 4 and 5 are NC and pin control of the I<sup>2</sup>C address is not available.
- A0, A1 Pin Control. This mode allows the user to select between four I<sup>2</sup>C Device addresses as shown in Table 28.

I <sup>2</sup> C Address Ordering Code	Device I <sup>2</sup> C Address
0	1100000
1	1100001
2	1100010
3	1100011
4	1100100
5	1100101
6	1100110
7	1100111
8	1101000
9	1101001
A	1101010
В	1101011
С	1101100
D	1101101
E	1101110
F	1101111

#### Table 27. Factory Programmed I<sup>2</sup>C Address Control

Table 28 is only valid for the ordering option which does not use the  $I^2C$  address pins A0, A1.

#### Table 28. Pin Selectable I<sup>2</sup>C Address Control

A1 Pin 4	A0 Pin 5	I <sup>2</sup> C Address
0	0	1100000
0	1	1100010
1	0	1101000
1	1	1101010

Ordering Information Table is only valid for the ISP-DCXO device option which uses pin control (A0, A1) of the  $I^2C$  address. This mode corresponds to ordering code "G" in the  $I^2C$  address section of the ordering code table.



## 11 SPI Operation

**SPI** (Serial Peripheral Interface) is a 4-pin synchronous serial protocol that allows a master device to initiate halfduplex communication with one or more slave devices. The pin functions are as follows:

**SCLK**: Serial Clock which supports up to 5 MHz operating frequency.


**MOSI**: Master Output Slave Input. This is the data input pin to the SiT3521 and is used by the master to write data to the SiT3521 control registers.

**MISO**: Master Input Slave Output. This is the data output pin of the SiT3521 and is used by the master to read data from the SiT3521 control registers.

**SS**: Active Low SPI Chip Select. This pin is used by the master to select the SiT3521 as the active slave device on the SPI bus. When the master drives the SiT3521 pin low, the SiT3521 is selected as the target of a read or write transaction.

The following Figure 38 illustrates the logical connection between one SPI master and 3 SPI slaves. Note that this diagram is shows only an example logical connection and is not a detailed schematic intended to show pull-up resistors and other components which may also be required.

There are two allowed states for idle SCLK state, HI and LOW and these states are called clock phase. There are also two modes for clock sampling edge, rising edge and falling edge and these modes are called clock polarity. Since there are two allowed clock phases and two allowed clock polarities, this means there are four total modes of SPI operation as illustrated below in Figure 39.



#### Figure 38. Multi-slave SPI bus connections




Figure 39. SPI operation modes



The SiT3521 can support all four operating modes. By default, modes 0 and 3 are supported, but modes 1 and 2 can be supported in the future.

The serial byte interface format is shown below: 8-bit command (read or write), 8-bit SPI address and 16-bit data.

The serial order is most significant bit (MSB) first. The SPI protocol also supports auto address incrementing which means the address will automatically increment after the first transaction. Auto address incrementing will result in higher data throughput when writing to registers with contiguous addresses. If it is required to write to non-contiguous addresses, a write command and register address must be used for each transaction after the delay (125 us min). Without such delay, the device will consider command and address bytes as a data for the consequent register.

The detail register descriptions are covered in the I<sup>2</sup>C/SPI Control Registers.


A description of DCO control is in DCO Functional Description and a description of changing the output center frequency is in any-frequency Functional Description.

The below Figure 41 shows the timing diagram for modes 0 and 3.

Command[7:0]	Address[7:0]	Data[15:0]
() () () () () ()	<ul> <li>DCXO Frequency Cont</li> <li>DCXO Frequency Cont</li> <li>DCXO Pull Range Cont</li> <li>PFM Control</li> <li>FFM Control</li> <li>FFM Control</li> <li>PFM Control</li> <li>S: PLL Post Divider Contro</li> <li>Differential Drive Strer</li> <li>Differential Driver Cont</li> </ul>	rol, OE rol ol ngth

Figure 40. SPI control word format





#### Figure 41. SPI Timing Diagram (Mode 0/3)

## Table 29. SPI Timing Requirements<sup>[15]</sup>


Parameter	Symbol	Min.	Тур.	Max.	Unit
Setup time for MOSI to SCLK Rising Edge	td <sub>s∪</sub>	28	-	-	ns
Hold time for MOSI to SCLK Rising edge	td <sub>H</sub>	1	-	-	ns
Time from active edge of SCLK clock to valid MISO data available at pin	tv	-	-	30	ns
Period of SCLK	t <sub>SCLK</sub>	-	-	200	ns
High Width of SCLK	t <sub>HIGH</sub>	-	t <sub>SCLK</sub> /2	-	ns
Low Width of SCLK	t <sub>LOW</sub>	-	t <sub>SCLK</sub> /2	-	ns
Setup time for SSB falling edge to SCLK rising edge	t <b>s</b> s∪	1.5*t <sub>SCLK</sub>	-	-	ns
Hold time from SSB rising edge to SCLK rising edge	ts⊦	1.5*t <sub>SCLK</sub>	-	-	ns


#### Notes:

15. SPI is not supported in Extended Industrial temperature range.



## **Schematic Examples**








Figure 43. Schematic Example (HCSL, I<sup>2</sup>C mode)



## Schematic Examples (continued)




Figure 44. Schematic Example (LVDS, I<sup>2</sup>C mode)




Figure 45. Schematic Example (LVPECL, SPI mode)



## Schematic Examples (continued)




Figure 46. Schematic Example (HCSL, SPI mode)





Figure 47. Schematic Example (LVDS, SPI mode)



## **Dimensions and Patterns**



#### Notes:

- 16. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 17. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.



## Additional Information

## Table 30. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
Part number Generator	Tool used to create the part number based on desired features.	https://www.sitime.com/part-number-generator
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library/manufacturing-notes-sitime- products
Qualification Reports	RoHS report, reliability reports, composition reports	http://www.sitime.com/support/quality-and-reliability
Performance Reports	Additional performance data such as phase noise, current consumption, and jitter for selected frequencies	http://www.sitime.com/support/performance-measurement-report
Termination Techniques	AN10029 Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	AN10006 Layout recommendations	http://www.sitime.com/support/application-notes
Time Master Web Based Configurator	Tool to establish proper programming	https://www.sitime.com/time-master-web-based-configurator
Evaluation Boards	SiT6712EB Evaluation Board User Manual	https://www.sitime.com/support/user-guides
Demo Boards	SiT6701DM, SiT6702DM Demo Board User Manual	https://www.sitime.com/support/user-guides



## **Revision History**

#### Table 31. Revision History

Revisions	Release Date	Change Summary		
0.1	3-Mar-2017	Initial draft		
0.2	10-Mar-2017	Added I <sup>2</sup> C Timing diagram for ISP Function Modified Block Diagram to include approximate MEMS frequency (47 MHz) Updated ISP function procedure Updated Package Drawing		
0.21	10-Mar-2017	Added Table 5, I <sup>2</sup> C Electrical Characteristics		
0.22	11-Oct-2017	Fixed I <sup>2</sup> C Timing diagram on page 12 to show output disabled when first PFM value is written. Added Output Drive Strength Control to Block Diagram on page 9 Changed PFM Range from 12.59 - 16.34 to 13.83 – 15.43. Changed 156.25 MHz programming example so that it corresponds to the new PFM range. Updated logo and company address, other page layout changes		
0.90	2-Apr-2018	Preliminary release		
0.99	22-Aug-2018	Updated thermal numbers, fixed minor errors		
0.991	25-Apr-2020	±10 ppm option Updated POD (Dimensions Drawings) Added Evaluation and Demo Boards reference in Additional Information Other page layout changes Added HTS classification code Added 105°C support for I2C operation Increased max operating junction temperature for 70°C and 85°C ambient Updated Frac-N PLL numbers in Table 19 Updated I2C Timing Requirements for "Fall time of both SCLK and SDA"		
1.0	4-Nov-2020	Updated I2C Write/Read Sequence section Updated schematics Updated frequency re-programming section Updated register description section Removed HCSL maximum output current specification Changed rev table date format Final release		
1.01	30-Apr-2021	Updated Table 17 Updated hyperlink to Manufacturing Notes; Changed date format		

#### SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2017-2021. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SITime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Standard Clock Oscillators category:

Click to view products by SiTime manufacturer:

Other Similar products are found below :

601252F335-12F335-25F535L-33.333F535L-50ASV-20.000MHZ-LR-TECS-2018-160-BN-TRMXO45HS-2C-66.6666MHZSiT1602BI-22-33E-50.000000ESiT8209AI-32-33E-125.00000SIT8918AA-11-33S-50.000000GSM4420TEV-40.0M-T1KF335-24F335-40F535L-10F535L-12F535L-16F535L-24F535L-27F535L-48PE7744DW-100.0MCSX-750FCC14745600TASF1-3.686MHZ-N-K-SXO57CTECNA3M6864ECS-2100A-147.4601251EP16E7E2H26.000MTRSIT8918AA-11-33S-16.00000GXO30039120AC-2D2-33E212.5000009102AI-243N25E100.000008208AC-82-18E-25.00000ASDK2-32.768KHZ-LR-T38008AI-72-XXE-24.545454E8004AC-13-33E-133.33000XAS-4.9152-16-SMD-TRASFL1-48.000MHZ-LC-TSIT8920AM-31-33E-25.0000DSC1028DI2-019.20009121AC-2C3-25E100.000009102AI-233N33E100.00000X9102AI-233N25E200.000009102AI-232H25S125.000009102AI-133N25E200.000009102AC-283N25E200.000009001AC-33-33E1-30.000XLH536125.000JS4I3921AI-2CF-33NZ125.000005730-1SFPXA000010