


# A22H165M

High-performance class-G stereo headphone amplifier with I<sup>2</sup>C volume control



## Features

- Power supply range: 2.3 V to 4.8 V
- 0.6 mA/channel guiescent current
- 2.1 mA current consumption with 100 µW/channel (10 dB crest factor)
- 0.006% typical THD+N at 1 kHz
- 100 dB typical PSRR at 217 Hz
- 100 dB of SNR A-weighted at G = 0 dB •
- Zero pop and click
- I<sup>2</sup>C interface for volume control
- Digital volume control range from -60 dB to +4 dB
- Independent right and left channel shutdown control
- Integrated high-efficiency buck converter
- Low software standby current: 5 µA max
- Output coupling capacitors removed
- Thermal shutdown and short-circuit protection
- Flip-chip package: 1.65 mm x 1.65 mm, 400 µm pitch, 16 bumps

#### Datasheet - production data

### Applications

- Cellular /smart phones, portable media players
- Wearable
- Fitness and healthcare

## Description

The A22H165M is a class-G stereo headphone driver dedicated to high audio performance, high power efficiency and space-constrained applications such as wearable and fitness.

It is based on the core technology of a low power dissipation amplifier combined with a high efficiency buck converter for supplying this amplifier.

When powered by a battery, the buck converter generates the appropriate voltage to the amplifier depending on the amplitude of the audio signal to supply the headsets. It achieves a total 2.1 mA current consumption at 100 µW output power (10 dB crest factor).

THD+N is 0.02% maximum at 1 kHz and PSRR is 100 dB at 217 Hz, which ensures a high audio quality of the device in a wide range of environments.

The traditionally bulky output coupling capacitors can be removed.

A dedicated common-mode sense pin removes parasitic ground noise.

The A22H165M is designed to be used with an output serial resistor. It ensures unconditional stability over a wide range of capacitive loads. The A22H165M is packaged in a tiny 16-bump flip-chip package with a pitch of 400 µm.

August 2020

www.st.com

# Contents

1	Abs	Absolute maximum ratings and operating conditions				
2	Турі	cal application schematic5				
3	Elec	trical characteristics7				
4	Арр	lication information				
	4.1	I²C bus interface				
		4.1.1 I <sup>2</sup> C bus operation				
		4.1.2 Control register CR2 - address 2 24				
		4.1.3 Control register CR1 - address 1 25				
	4.2	Wake-up and standby time definition				
	4.3	Common mode sense 27				
5	Pac	kage information				
6	Orde	ering information				
7	Revi	ision history				



## **1** Absolute maximum ratings and operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage <sup>(1)</sup> during 1 ms.	5.5	V
V <sub>in+</sub> ,V <sub>in-</sub>	Input voltage referred to ground	+/- 1.2	V
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
Тj	Maximum junction temperature <sup>(2)</sup>	150	°C
R <sub>thja</sub>	Thermal resistance junction to ambient <sup>(3)</sup>	200	°C/W
P <sub>d</sub>	Power dissipation	Internally limited <sup>(4)</sup>	
	Human body model (HBM) <sup>(5)</sup> All pins VOUTR, VOUTL vs. AGND	2 4	kV
	Machine model (MM), min. value <sup>(6)</sup>	100	V
ESD	Charge device model (CDM) All pins VOUTR, VOUTL	500 750	V
	IEC61000-4-2 level 4, contact <sup>(7)</sup> IEC61000-4-2 level 4, air discharge <sup>(7)</sup>	+/- 8 +/- 15	kV
Latch-up	Latch-up immunity	200	mA
	Lead temperature (soldering, 10 sec)	260	°C

 Table 1. Absolute maximum ratings

1. All voltage values are measured with respect to the ground pin.

2. Thermal shutdown is activated when maximum junction temperature is reached.

- 3. The device is protected from over-temperature by a thermal shutdown mechanism, active at 150° C.
- 4. Exceeding the power derating curves for long periods may provoke abnormal operation.
- 5. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

6. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.

7. The measurement is performed on an evaluation board, with ESD protection EMIF02-AV01F3.




Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	2.3 to 4.8	V
HPVDD	Buck DC output voltages High rail voltage Low rail voltage	1.9 1.2	v
SDA, SCL	Input voltage range	GND to V <sub>CC</sub>	V
RL	Load resistor	≥ 16	Ω
CL	Load capacitor Serial resistor of 12 $\Omega$ minimum, $R_L \ge 16~\Omega$	0.8 to 100	nF
T <sub>oper</sub>	Operating free air temperature range	-40 to +85	°C
R <sub>thja</sub>	Flip-chip thermal resistance junction to ambient	90	°C/W

#### Table 2. Operating conditions



## 2 Typical application schematic



#### Figure 1. Typical application schematic for the A22H165M

#### Table 3. A22H165M pin description

Pin n°	Pin name	Pin definition
A1	SW	Switching node of the buck converter
A2	AVDD	Analog supply voltage, connect to battery
A3	VOUTL	Output signal for left audio channel
A4	INL-	Negative input signal for left audio channel
B1	AGND	Device ground
B2	C1	Flying capacitor terminal for internal negative supply generator
B3	HPVDD	Buck converter output, power supply for amplifier
B4	INL+	Positive input signal for left audio channel
C1	C2	Flying capacitor terminal for internal negative supply generator
C2	PVSS	Negative supply generator output
C3	CMS	Common mode sense, to be connected as close as possible to the ground of headphone/line out plug
C4	INR+	Positive input signal for right audio channel
D1	SDA	I²C data signal, up to V <sub>CC</sub> tolerant input
D2	SCL	I <sup>2</sup> C clock signal, up to V <sub>CC</sub> tolerant input
D3	VOUTR	Output signal for right audio channel
D4	INR-	Negative input signal for right audio channel



Component	Value	Description			
Cs	2.2 µF	Decoupling capacitors for V <sub>CC</sub> . A 2.2 $\mu$ F capacitor is sufficient for proper decoupling of the A22H165M. An X5R dielectric and 10 V rating voltage is recommended to minimize $\Delta$ C/ $\Delta$ V when V <sub>CC</sub> = 4.8 V. Must be placed as close as possible to the A22H165M to minimize parasitic inductance and resistance.			
C12	2.2 µF	Capacitor for internal negative power supply operation. An X5R dielectric and 6.3 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when HPVDD = 1.9 V. Must be placed as close as possible to the A22H165M to minimize parasitic inductance and resistance.			
C <sub>SS</sub>	2.2 µF	Filtering capacitor for internal negative power supply. An X5R dielectric and 6.3 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when HPVDD = 1.9 V.			
C <sub>in</sub>	n Cin = $\frac{1}{2\pi ZinFc}$ Input coupling capacitor that forms with $Z_{in}/2$ a first-order high-pass filter with a -3 dB cutoff frequency FC. For example, at maximum gain G = 4 dB, $Z_{in} = 12.5 \text{ k}\Omega$ , $C_{in} = 2.2 \text{ µF}$ , therefore FC = 6 Hz.				
C <sub>out</sub>	0.8 to 100 nF	Output capacitor of 0.8 nF minimum to 100 nF maximum. This capacitor is mandatory for operation of the A22H165M.			
R <sub>out</sub>	12 Ω min.	Output resistor in-series with the A22H165M output. This 12 $\Omega$ minimum resistor is mandatory for operation of the A22H165M.			
L1	3.3 µH	Inductor for the buck converter. References of inductors: FDK: MIPSZ2012D3R3 (DC resistance = $0.19 \Omega$ , rated current = $0.8 A$ ) Murata: LQM2MPN3R3G0 (DC resistance = $0.12 \Omega$ , rated current = $1.2 A$ )			
C <sub>t</sub>	10 µF	Tank capacitor for internal buck converter. An X5R dielectric and 6.3 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when HPVDD = 1.9 V. ESR of the C <sub>t</sub> capacitor must be as low as possible to obtain the best buck efficiency.			

Table 4. A22H165M component description



## 3 Electrical characteristics

 $V_{CC}$  = +3.6 V, AGND = 0 V,  $T_{amb}$  = 25 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Low level input voltage on SDA, SCL pins			0.6	V
V <sub>IH</sub>	High level input voltage on SDA, SCL pins	1.2			V
V <sub>OL</sub>	Low level output voltage, SDA pin, I <sub>sink</sub> = 3 mA			0.4	V
l <sub>in</sub>	Input current on SDA, SCL		V <sub>SDA, SCL</sub> 600kΩ	10	μA

#### Table 5. Electrical characteristics of the I<sup>2</sup>C interface

 $V_{CC}$  = +3.6 V, AGND = 0 V, R<sub>L</sub>= 32  $\Omega$  + 15  $\Omega$ , T<sub>amb</sub> = 25° C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Quiescent supply current, no input signal, both channels enabled		1.2	1.5	mA
I <sub>s</sub>	Supply current, with input modulation, both channels enabled, HPVDD = 1.2 V, output power per channel, F=1kHz Pout = 100 $\mu$ W at 3 dB crest factor Pout = 500 $\mu$ W at 3 dB crest factor Pout = 1 mW at 3 dB crest factor Pout = 100 $\mu$ W at 10 dB crest factor Pout = 500 $\mu$ W at 10 dB crest factor Pout = 1 mW at 10 dB crest factor		2.3 3.7 4.7 2.1 3.1 3.9	3.5 5 6.5	mA
I <sub>STBY</sub>	Standby current, no input signal, I²C CR1 = 01h V <sub>SDA</sub> = 0 V, V <sub>SCL</sub> = 0 V		0.6	5	μA
V <sub>in</sub>	Input differential voltage range <sup>(1)</sup>			1	V <sub>rms</sub>
V <sub>oo</sub>	Output offset voltage No input signal	-500		+500	μV
V <sub>out</sub>	Maximum output voltage, in-phase signals $R_L = 16 \Omega$ , THD+N = 1% max, f = 1 kHz $R_L = 47 \Omega$ , THD+N = 1% max, f = 1 kHz $R_L = 10 k\Omega$ , $P_s = 15 \Omega$ , $X_L = 1 v\Phi$ , THD+N = 1% max, f = 1 kHz	0.6 1.0 1.0	0.8 1.1 1.3		V <sub>rms</sub>
THD+N	Total harmonic distortion + noise, G = 0 dB V <sub>out</sub> = 700 mVrms, F = 1 kHz V <sub>out</sub> = 700 mVrms, 20 Hz < F < 20 kHz		0.006 0.05	0.02	%

#### Table 6. Electrical characteristics of the amplifier



SyncePower supply rejection ratioInitial of the product of th	Symbol	Parameter	Min.	Тур.	Max.	Unit
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Cymbol			Typ:	max.	onit
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Power supply rejection ratio <sup>(1)</sup> , V <sub>ripple</sub> = 200 mV <sub>pp</sub> , grounded inputs				
$ \begin{array}{ c c c c } F = 10 \ \text{kHz}, G = 0 \ \text{dB}, R_L \ge 16 \ \Omega & \hline &$	PSRR	-	90	100		dB
$ \begin{array}{c c c c c c c c c } CMRR & F = 1 \ \text{kHz}, G = 0 \ \text{dB}, \ V_{\text{lc}} = 200 \ \text{mV}_{\text{pp}} & & & & & & & & & & & & & & & & & &$		—		70		
$ \begin{array}{ c c c c c } F = 20 \ Hz \ to \ 20 \ kHz, \ G = 0 \ dB, \ V_{1c}^{\mu\nu} 200 \ mV_{pp} & 45 & 45 & 45 & 45 & 45 & 45 & 45 & 4$		Common mode rejection ratio				
	CMRR			65		dB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$F = 20 \text{ Hz to } 20 \text{ kHz}, G = 0 \text{ dB}, V_{ic} = 200 \text{ mV}_{pp}$		45		
$\begin{array}{ c c c c c } R_{L} = 10 \ k\Omega, \ G = 0 \ dB, \ F = 1 \ kHz, \ V_{out} = 1 \ Vrms & 80 & 110 & \\ \hline R_{L} = 10 \ k\Omega, \ G = 0 \ dB, \ F = 1 \ kHz, \ V_{out} = 1 \ Vrms, \ THD + N < 1\%, \\ F = 1 \ kHz^{(1)} \\ G = +4 \ dB \\ G = +0 \ dB & 100 & \\ \hline \end{array} \\ \begin{array}{ c c c c c c c c } SNR & \begin{array}{ c c c c c c c c c c c c c c c c c c c$		•		100		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Crosstalk					dВ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			80	110		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$						
G = +0 dB100Image: constraint of the second	SNR		90			dB
ONoiseOutput noise voltage, A-weighted (1) G = +4 dB G = +0 dB911 9 $\mu$ VrmsGGain range with gain (dB) = 20 x log[(V <sub>out</sub> L/R)/(lnL/R+ - lnL/R-)]-60+4dBMuteInL/R+ - InL/R- = 1 V <sub>rms</sub> -60-80dB-Gain step size error-0.5-0.5+0.5step-size-Gain error (G = +4 dB)-0.45+0.42dBZ_inDifferential input impedance2534+0.42dBQutput impedance during wake-up phase (referred to ground)210k\OmegaF < 40 kHz F = 6 MHz F = 36 MHz10500 7576KΩtwuWake-up time <sup>(2)</sup> Ingu10010ΩtwuKatck time. Setup time between low rail buck voltage and high rail buck voltage100100µs						
ONoise $G = +4 dB$ $G = +0 dB$ $\mu$ VrmsGGain range with gain (dB) = 20 x log[(V <sub>out</sub> L/R)/(InL/R + . InL/R-)]-60+44dBMuteInL/R + . InL/R - 1 V <sub>rms</sub> -60-80dB-Gain step size error-0.5-0.5+0.5step-size-Gain error (G = +4 dB)-0.45+0.42dBZinDifferential input impedance253440kQInput impedance during wake-up phase (referred to ground)2kQkQZoutOutput impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> 10 500 75500 75kQtwuWake-up time <sup>(2)</sup> in10 01216mstwuWake-up time <sup>(2)</sup> in100 $\mu$ $\mu$ statkAttack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu$ $\mu$ s		Output noise voltage A-weighted <sup>(1)</sup>				
G = +0 dBImage: G = +4 dBImage: G = +1 dBImage: G =	ONoise			9	11	µVrms
MuteInL/R+ - InL/R = 1 Vrms-80dB-Gain step size error-0.5+0.5step-size-Gain error (G = +4 dB)-0.45+0.42dB $Z_{in}$ Differential input impedance2534k $\Omega$ Input impedance during wake-up phase (referred to ground)2k $\Omega$ $Z_{out}$ Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> 102k $\Omega$ $Z_{out}$ F < 40 kHz		G = +0 dB			9	-
-Gain step size error-0.5+0.5step-size-Gain error (G = +4 dB)-0.45+0.42dB $Z_{in}$ Differential input impedance2534k $\Omega$ Input impedance during wake-up phase (referred to ground)2k $\Omega$ $Z_{out}$ Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> 1010 $F < 40 \text{ kHz}$ $F < 6 \text{ MHz}$ $\Omega$ $\Omega$ $F = 36 \text{ MHz}$ $\Omega$ $\Omega$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 1216 $t_{stby}$ Standby time100 $\mu$ s $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu$ s	G	Gain range with gain (dB) = 20 x log[(V <sub>out</sub> L/R)/(InL/R+ - InL/R-)]	-60		+4	dB
-Gain step size error-0.5+0.5size-Gain error (G = +4 dB)-0.45+0.42dB $Z_{in}$ Differential input impedance2534k $\Omega$ Input impedance during wake-up phase (referred to ground)2k $\Omega$ $Z_{out}$ Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> 10k $\Omega$ $Z_{out}$ $F < 40 \text{ kHz}$ 10 $\Omega$ $\Omega$ $F = 6 \text{ MHz}$ $F = 6 \text{ MHz}$ $\Omega$ $\Omega$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 1216ms $t_{stby}$ Standby time100 $\mu$ s $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu$ s	Mute	InL/R+ - InL/R- = 1 V <sub>rms</sub>			-80	dB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-	Gain step size error	-0.5		+0.5	
Input impedance during wake-up phase (referred to ground)2k $\Omega$ $Z_{out}$ Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> F < 40 kHz F = 6 MHz F = 36 MHz10 500 7510 500 75k $\Omega$ $\Omega$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 11 101010 $\mu$ s $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu$ s	-	Gain error (G = +4 dB)	-0.45		+0.42	dB
$Z_{out}$ Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup> 10 $k\Omega$ $Z_{out}$ $F < 40 \text{ kHz}$ $F = 6 \text{ MHz}$ $F = 36 \text{ MHz}$ 10 $500$ $75$ $\Omega$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 1216ms $t_{stby}$ Standby time100 $\mu s$ $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu s$	Z <sub>in</sub>	Differential input impedance	25	34		kΩ
$Z_{out}$ amplifier output stages are OFF) <sup>(1)</sup> 10 $k\Omega$ $F < 40 \text{ kHz}$ $F = 6 \text{ MHz}$ $500$ $\Omega$ $F = 6 \text{ MHz}$ $500$ $75$ $\Omega$ $T_{wu}$ Wake-up time <sup>(2)</sup> $12$ $16$ $t_{stby}$ Standby time $100$ $\mu s$ $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage $100$ $\mu s$		Input impedance during wake-up phase (referred to ground)		2		kΩ
$Z_{out}$ $F < 40 \text{ kHz}$ $F = 6 \text{ MHz}$ $F = 36 \text{ MHz}$ 10 $500$ $75$ $k\Omega$ $\Omega$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 1216ms $t_{stby}$ Standby time100 $\mu s$ $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu s$		Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages are OFF) <sup>(1)</sup>				
F = 36 MHz75 $\Pi$ $\Omega$ $t_{wu}$ Wake-up time <sup>(2)</sup> 1216ms $t_{stby}$ Standby time100 $\mu s$ $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu s$	Z <sub>out</sub>		10			kΩ
$t_{wu}$ Wake-up time <sup>(2)</sup> 1216ms $t_{stby}$ Standby time100 $\mu s$ $t_{atk}$ Attack time. Setup time between low rail buck voltage and high rail buck voltage100 $\mu s$			500			Ω
t_stbyStandby time100μst_atkAttack time. Setup time between low rail buck voltage and high rail buck voltage100μs		F = 36 MHz	75			Ω
t <sub>atk</sub> Attack time. Setup time between low rail buck voltage and high rail buck voltage     100     μs	t <sub>wu</sub>	Wake-up time <sup>(2)</sup>		12	16	ms
<sup>L</sup> atk rail buck voltage	t <sub>stby</sub>	Standby time		100		μs
t <sub>dcy</sub> Decay time 50 ms	t <sub>atk</sub>			100		μs
	t <sub>dcy</sub>	Decay time		50		ms

1. Guaranteed by design and parameter correlation.

2. Refer to the application information in Section 4.3 on page 27.



Table 7. Timing characteristics of the I <sup>2</sup> C interface for I <sup>2</sup> C interface signals over
recommended operating conditions (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
f <sub>SCL</sub>	Frequency, SCL			400	kHz
t <sub>d(H)</sub>	Pulse duration, SCL high	0.6			μs
t <sub>d(L)</sub>	Pulse duration, SCL low	1.3			μs
t <sub>st1</sub>	Setup time, SDA to SCL	100			ns
t <sub>h1</sub>	Hold time, SCL to SDA	0			ns
t <sub>f</sub>	Bus free time between stop and start condition	1.3			μs
t <sub>st2</sub>	Setup time, SCL to start condition	0.6			μs
t <sub>h2</sub>	Hold time, start condition to SCL	0.6			μs
t <sub>st3</sub>	Setup time, SCL to stop condition	0.6			μs

Figure 2. SCL and SDA timing diagram







Figure 3. Start and stop condition timing diagram



# Figure 4. Current consumption vs. power supply voltage








Figure 8. Maximum output power vs. power supply voltage




Figure 5. Standby current consumption vs. power supply voltage




Figure 7. Maximum output power vs. load






Figure 9. Maximum output power vs. power supply voltage





# Figure 10. Maximum output power vs. power supply voltage






Figure 12. Maximum output voltage vs. power Figure 13. Current consumption vs. total output supply voltage power




Figure 14. Current consumption vs. total output Figure 15. Current consumption vs. total output power power








Figure 16. Current consumption vs. total output power











F=8kHz

F=1kHz

10

**Output Power (mW)** 

F=80Hz

 $Vcc = 2.5V, RL = 16\Omega$ 

BW < 30kHz, Tamb =  $25^{\circ}$ C

G = 4dB, Inputs = 0°




Figure 21. THD+N vs. output power

Figure 19. Differential input impedance vs. gain

10

1


0.1

0.01


1E-3

THD+N (%)























10

1

0.1


0.01

1E-3


1

(%) N+DH

#### Figure 28. THD+N vs. output power








#### Figure 32. THD+N vs. output power



Figure 29. THD+N vs. output power






Figure 33. THD+N vs. output power



10

1


0.1

0.01


1E-3

1

(%) N+DH


















Figure 39. THD+N vs. frequency






DocID026035 Rev 2

Frequency (Hz)



Frequency (Hz)



57







Figure 55. THD+N vs. frequency







Figure 57. THD+N vs. frequency





1000






Figure 60. THD+N vs. input voltage, HiZ left and right

Figure 61. CMRR vs. frequency





#### Figure 62. PSRR vs. frequency





57











Figure 69. Crosstalk vs. frequency

(qB)

Crosstalk



#### Figure 70. Wake-up time





## 4 Application information

## 4.1 I<sup>2</sup>C bus interface

In compliance with the I<sup>2</sup>C protocol, the A22H165M uses a serial bus to control the chip's functions with the clock (SCL) and data (SDA) wires. These two lines are bi-directional (open collector) and require an external pull-up resistor (typically 10 k $\Omega$ ). The maximum clock frequency in fast mode specified by the I<sup>2</sup>C standard is 400 kHz, which the A22H165M supports. In this application, the A22H165M is always the slave device and the controlling microcontroller MCU is the master device.

The slave address of the A22H165M is 1100 000x (C0h).

Table 8 summarizes the pin descriptions for the I<sup>2</sup>C bus interface.

Pin	Functional description		
SDA	Serial data pin		
SCL	Clock input pin		

#### Table 8. I<sup>2</sup>C bus interface pin descriptions

#### 4.1.1 I<sup>2</sup>C bus operation

The host MCU can write to the A22H165M control register to control the A22H165M, and read from the control register to obtain a configuration from the A22H165M. The A22H165M is addressed by the byte consisting of the 7-bit slave address and the R/W bit.

Table 9. First byte after the START message for addressing the device

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	0	0	0	0	Х

There are four control registers (*Table 10*) named CR1 to CR4. In read mode, all the control registers can be accessed. In write mode, only CR1, CR2 and CR3 can be addressed.

Table 10. Summary	of	control	registers
-------------------	----	---------	-----------

Description	Register address	D7	D6	D5	D4	D3	D2	D1	D0
CR1	1	HP_EN_L	HP_EN_R	0	0	SC_L	SC_R	T_SH	SWS
CR2 volume control	2	Mute_L	Mute_R		Vo	olume co	ontrol		0
CR3	3	0	0	0	0	0	0	HiZ_L	HiZ_R
CR4 identification	4	0	1	0	0	0	0	0	0




#### Writing to the control registers

To write data to the A22H165M, after the "start" message the MCU must:

- send the I<sup>2</sup>C 7-bit slave address and a low level for the R/W bit.
- send the register address to write to.
- send the data bytes (control register settings).

All bytes are sent MSB first. The transfer of written data ends with a "stop" message. When transmitting several data bytes, the data can be written without having to repeat the "start" message or send the byte with the slave address. If several bytes are transmitted, they will be written repeatedly to CR1, CR2 and CR3.



#### Figure 72. I<sup>2</sup>C write operations


#### Reading from the control registers

To read data from the A22H165M, after the "start" message the MCU must:

- send the I<sup>2</sup>C 7-bit slave address and a low level for the R/W bit.
- send the register address to write to.
- send the I<sup>2</sup>C 7-bit slave address and a high level for the R/W bit.
- receive the data (control register value).

All bytes are read MSB first. The transfer of read data ends with a "stop" message. When transmitting several data bytes, the data can be read without having to repeat the "start" message or send the byte with the slave address. If several bytes are transmitted, they will be read repeatedly from CR1, CR2, CR3 and CR4.





# 4.1.2 Control register CR2 - address 2

	Volume control range: -60 dB to +4 dB											
D5	D4	D3	D2	D1	Gain (in dB)	D5		D4	D3	D2	D1	Gain (in dB)
0	0	0	0	0	-60 dB	1		0	0	0	0	-11 dB
0	0	0	0	1	-54 dB	1		0	0	0	1	-10 dB
0	0	0	1	0	-50.5 dB	1		0	0	1	0	-9 dB
0	0	0	1	1	-47 dB	1		0	0	1	1	-8 dB
0	0	1	0	0	-43 dB	1		0	1	0	0	-7 dB
0	0	1	0	1	-39 dB	1		0	1	0	1	-6 dB
0	0	1	1	0	-35 dB	1		0	1	1	0	-5 dB
0	0	1	1	1	-31 dB	1		0	1	1	1	-4 dB
0	1	0	0	0	-27 dB	1		1	0	0	0	-3 dB
0	1	0	0	1	-25 dB	1		1	0	0	1	-2 dB
0	1	0	1	0	-23 dB	1		1	0	1	0	-1 dB
0	1	0	1	1	-21 dB	1		1	0	1	1	0 dB
0	1	1	0	0	-19 dB	1		1	1	0	0	+1 dB
0	1	1	0	1	-17 dB	1		1	1	0	1	+2 dB
0	1	1	1	0	-15 dB	1		1	1	1	0	+3 dB
0	1	1	1	1	-13 dB	1		1	1	1	1	+4 dB

#### Table 11. Volume control register CR2 - address 2

#### Mute function: bits MUTE\_L and MUTE\_R

In the volume register, MUTE\_L and MUTE\_R are dedicated to enabling the mute function, independently of the channel. When MUTE\_L and MUTE\_R are set to V<sub>IH</sub>, the mute function is enabled on the corresponding channel and the gain is set to -80 dB. When MUTE\_L and MUTE\_R are set to V<sub>IL</sub>, the I<sup>2</sup>C gain level is applied to the channel.



#### 4.1.3 Control register CR1 - address 1

#### Amplifier output short-circuit detection: bits SC\_L and SC\_R

The amplifier's outputs are protected from short-circuit that might accidentally occur during manipulation of the device. In a typical application, if a short-circuit arises on the jack plug, there will be no detection because of the serial resistor present on the amplifier output, thus the output current threshold will not be reached.

To be active, the detection has to occur directly on the amplifier's output with a signal modulation on the inputs of the A22H165M. This detection is depicted in *Figure 74*.




Figure 74. Flowchart for short-circuit detection

If a short-circuit is detected three consecutive times on one channel, a flag is raised in the I<sup>2</sup>C read register CR1.

- SC\_L: equals 0 during normal operation, equals 1 when a short-circuit is detected on the left channel.
- SC\_R: equals 0 during normal operation, equals 1 when a short-circuit is detected on the right channel.

The corresponding channel's output stage is then set to high impedance mode. An I<sup>2</sup>C read command allows the reading of the SC\_L and SC\_R flags but does not reset them. An I<sup>2</sup>C write command has to be sent to CR1 to reset the flags to 0 and restore normal operation.



#### Thermal shutdown protection: bit T\_SH

A thermal shutdown protection is implemented to protect the device from overheating. If the temperature rises above the thermal junction of 150°C, the device is put into standby mode and a flag is raised in the read register CR1.

T\_SH: equals 0 during normal operation, equals 1 when a thermal shutdown is detected.

When the temperature decreases to safe levels, the circuit switches back to normal operation and the corresponding flag is cleared.

#### Software shutdown: bit SWS

When SWS equals 1, the device is set to I<sup>2</sup>C software shutdown. When SWS equals 0, the negative supply and buck converters are activated.

#### Channel activation: bits HP\_EN\_L and HP\_EN\_R

When HP\_EN\_L or HP\_EN\_R equals 1, the corresponding amplifier channel is enabled.

### 4.2 Wake-up and standby time definition

The wake-up time of the A22H165M is guaranteed at 12 ms typical (refer to *Chapter 3: Electrical characteristics on page 7*). However, since the A22H165M is activated with an I<sup>2</sup>C bus, the wake-up start procedure is as follows.

- 1. The master sends a start bit.
- 2. The master sends the device address.
- 3. The slave (A22H165M) answers by an acknowledge bit.
- 4. The master sends the register address.
- 5. The slave (A22H165M) answers by an acknowledge bit.
- 6. The master sends the output mode configuration (CR1).
- 7. If the A22H165M was previously in standby mode, the wake-up starts on the falling edge of the eighth clock signal (SCL) corresponding to the CR1 byte.
- 8. After 12 ms (de-pop sequence time), the A22H165M outputs are operational.

The standby time is guaranteed as 100 µs typical (refer to *Chapter 3: Electrical characteristics on page 7*). However, since the A22H165M is de-activated with an I<sup>2</sup>C bus, the standby time operates as follows.

- 1. The master sends a start bit.
- 2. The master sends the device address.
- 3. The slave (A22H165M) answers by an acknowledge bit.
- 4. The master sends the register address.
- 5. The slave (A22H165M) answers by an acknowledge bit.
- 6. The master sends the output mode configuration (CR1), which corresponds, in this case, to standby mode.
- 7. The standby time starts on the falling edge of the eighth clock signal (SCL) corresponding to the CR1 byte.
- 8. After 100 µs, the A22H165M is in standby mode.



### 4.3 Common mode sense

The A22H165M implements a common-mode sense pin to correct any voltage differences that might occur between the return of the headphone jack and the GND of the device and create parasitic noise in the headphone and/or line out.

The solution to strongly reduce and practically eliminate this noise consists in connecting the headphone jack ground to the CMS pin. This pin senses the difference of potential (voltage noise) between the A22H165M ground and the headphone ground. By way of the frequency response of the common-mode sense pin, this noise is removed from the A22H165M outputs.



## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.






Figure 76. Pinout







#### Figure 77. Marking (top view)

- Logo: ST
- Symbol for lead-free: E
- Part number: 21
- X digit: Assembly code
- Date code: YWW
- The dot marks pin A1



#### Figure 78. Flip-chip - 16 bumps







# 6 Ordering information

Table 12. Order codes

Order code	Temperature range	Package	Packing	Marking
A22H165MJ	-40°C to +85°C	Flip-chip	Tape & reel	21



57

# 7 Revision history

Table 13. Document revision history

Date	Revision	Changes
06-Mar-2014	1	Initial release.
03-Aug-2020	2	Updated order code in <i>Table 12</i> .



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Audio Amplifiers category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

LV47002P-E NCP2811AFCT1G NCP2890AFCT2G SSM2377ACBZ-R7 IS31AP4915A-QFLS2-TR NCP2820FCT2G TDA1591T TDA7563AH SSM2529ACBZ-R7 SSM2518CBZ-R7 MAX9890AETA+T TS2012EIJT NCP2809BMUTXG NJW1157BFC2 SSM2375CBZ-REEL7 IS31AP4996-GRLS2-TR STPA002OD-4WX NCP2823BFCT1G MAX9717DETA+T MAX9717CETA+T MAX9724AEBC+TG45 LA4450L-E IS31AP2036A-CLS2-TR MAX9723DEBE+T TDA7563ASMTR AS3561-DWLT SSM2517CBZ-R7 MP1720DH-12-LF-P SABRE9601K THAT1646W16-U MAX98396EWB+ PAM8965ZLA40-13 BD37532FV-E2 BD5638NUX-TR BD37512FS-E2 BD37543FS-E2 BD3814FV-E2 TPA3140D2PWPR TS2007EIJT IS31AP2005-DLS2-TR SSM2518CPZ-R7 AS3410-EQFP-500 FDA4100LV MAX98306ETD+T TS4994EIJT NCP2820FCT1G NCP2823AFCT2G NCS2211MNTXG CPA2233CQ16-A1 OPA1604AIPWR