## AN1451 <br> APPLICATION NOTE

## L6208 FULLY INTEGRATED TWO PHASE STEPPER MOTOR DRIVER

by Domenico Arrigo, Vincenzo Marano and Thomas Hopkins

Modern motion control applications need more flexibility that can be addressed only with specialized IC products. The L6208 is a fully integrated stepper motor driver IC specifically developed to drive a wide range of two phase (bipolar) stepper motors. This IC is a one-chip cost effective solution that includes several unique circuit design features. These features, including a decoding logic that can generate three different stepping sequences, allow the device to be used in many applications including microstepping. The principal aim of this development project was to produce an easy to use, fully protected power IC. In addition several key functions such as protection circuit and PWM current control drastically reduce external components count to meet requirements for many different applications.

## 1 INTRODUCTION

The L6208 is a highly integrated, mixed-signal power IC that allows the user to easily design a complete motor control system for two-phase bipolar stepper motors. Figure 1 shows the L6208 block diagram. The IC integrates eight Power DMOS, a centralized logic circuit which implements the phase generation and a constant tOFF PWM current control technique (Quasi-Synchronous mode) for each of the two phases of the motor plus other added features for safe operation and flexibility.

Figure 1. L6208 block diagram.


## Table of Contents

1 INTRODUCTION ..... 1
2 DESIGNING AN APPLICATION WITH L6208 ..... 3
2.1 Current Ratings ..... 3
2.2 Voltage Ratings and Operating Range ..... 3
2.3 Choosing the Bulk Capacitor ..... 5
2.4 Layout Considerations ..... 6
2.5 Sensing Resistors ..... 8
2.6 Charge pump external components ..... 9
2.7 Sharing the Charge Pump Circuitry ..... 10
2.8 Reference Voltage for PWM Current Control ..... 11
2.9 Input Logic pins ..... 12
2.10 EN pin ..... 12
2.11 Programmable off-time Monostable ..... 13
2.11.1 Off-time Selection and minimum on-time ..... 15
2.11.2 Decay Modes ..... 16
2.12 Over Current Protection ..... 18
2.13 Power Management ..... 21
2.13.1 Maximum output current vs. selectable devices ..... 22
2.13.2 Power Dissipation Formulae for different sequences ..... 22
2.14 Choosing the Decay Mode ..... 25
2.15 Choosing the Stepping Sequence ..... 26
2.16 Microstepping ..... 27
3 APPLICATION EXAMPLE ..... 30
3.1 Decay mode, sensing resistors and reference voltage ..... 30
4 APPENDIX - EVALUATION BOARDS ..... 31
4.1 PractiSPIN ..... 31
4.2 EVAL6208N ..... 33
4.2.1 Important Notes ..... 34
4.2.2 Thermal Impedance ..... 34
4.3 EVAL6208PD ..... 38
4.3.1 Important Notes ..... 39
4.3.2 Thermal Impedance ..... 39
5 REFERENCES ..... 43

## 2 DESIGNING AN APPLICATION WITH L6208

### 2.1 Current Ratings

With MOSFET (DMOS) devices, unlike bipolar transistors, current under short circuit conditions is, at first approximation, limited by the $R_{\mathrm{DS}(\mathrm{ON})}$ of the DMOS themselves and could reach very high values. L6208 Out pins and the two $V_{S A}$ and $V_{S B}$ pins are rated for a maximum of 2.8 A r.m.s. and 5.6 A peak (typical values), corresponding to a total (for the whole IC) 5.6 A rms (11.2A peak). These values are meant to avoid damaging metal structures, including the metallization on the die and bond wires. In practical applications, though, maximum allowable current is less than these values, due to power dissipation limits (see Power Management section). The device has a built-in Over Current Detection (OCD) that provides protection against short circuits between the outputs and between an output and ground (see Over Current Protection section).

### 2.2 Voltage Ratings and Operating Range

The L6208 requires a single supply voltage ( $\mathrm{V}_{\mathrm{S}}$ ), for the motor supply. Internal voltage regulators provide the 5 V and 10 V required for the internal circuitry. The operating range for $\mathrm{V}_{\mathrm{S}}$ is 8 to 52 V . To prevent working into undesirable low supply voltage an Under Voltage Lock Out (UVLO) circuit shuts down the device when supply voltage falls below 6 V ; to resume normal operating conditions, $\mathrm{V}_{S}$ must then exceed 7 V . The hysteresis is provided to avoid false intervention of the UVLO function during fast $V_{S}$ ringings. It should be noted, however, that DMOS's $R_{D S(O N)}$ is a function of the $\mathrm{V}_{S}$ supply voltage. Actually, when $\mathrm{V}_{\mathrm{S}}$ is less than $10 \mathrm{~V}, \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is adversely affected, and this is particularly true for the High Side DMOS that are driven from $\mathrm{V}_{\mathrm{BOOT}}$ supply. This supply is obtained through a charge pump from the internal 10V supply, which will tend to reduce its output voltage when $\mathrm{V}_{\mathrm{S}}$ goes below 10 V . Figure 2 shows the supply voltage of the high side gate drivers ( $\mathrm{V}_{\mathrm{BOOT}}-\mathrm{V}_{\mathrm{S}}$ ) versus the supply voltage ( $\mathrm{V}_{\mathrm{S}}$ ).

Figure 2. High side gate drivers supply voltage versus supply voltage.


Note that $\mathrm{V}_{\mathrm{S}}$ must be connected to both $\mathrm{V}_{\mathrm{SA}}$ and $\mathrm{V}_{\mathrm{SB}}$ since the bootstrap voltage (at $\mathrm{V}_{\mathrm{BOOT}}$ pin) is the same for the two H -bridges. The integrated DMOS have a rated Drain-Source breakdown voltage of 60 V . However $\mathrm{V}_{\mathrm{S}}$ should be kept below 52 V , since in normal working conditions the DMOS see a $\mathrm{V}_{\mathrm{ds}}$ voltage that will exceed $\mathrm{V}_{\mathrm{S}}$ supply. In particular, when using the fast decay mode, at the beginning of the off-time (when all the DMOS are off during dead-time) the SENSE pin sees a negative spike due to a not negligible parasitic inductance of the PCB path from the pin to GND. This spike is followed by a stable negative voltage due to the drop on RSENSE. One of the two OUT pins of the bridge sees a similar behavior, but with a slightly larger voltage due to the forward recovery time of the integrated freewheeling diode and the forward voltage drop across it (see Figure 3). Typical duration of this spike is 30 ns . At the same time, the other OUT pin of the same bridge sees a voltage

## AN1451 APPLICATION NOTE

above $\mathrm{V}_{\mathrm{S}}$, due to the PCB inductance and voltage drop across the high-side (integrated) freewheeling diode, as the current reverses direction and flows into the bulk capacitor. It turns out that, in fast decay, the highest differential voltage is observed between the two OUT pins of the same bridge, at the beginning of the off-time, and this must always be kept below 60 V [3]. The same high voltage condition exists when a step is made and the direction of current flow reverses in the bridge.

Figure 3. Currents and voltages during the dead time at the beginning of the off-time.


Figure 4 shows the voltage waveforms at the two OUT pins referring to a possible practical situation, with a peak output current of $2.8 \mathrm{~A}, \mathrm{~V}_{\mathrm{S}}=52 \mathrm{~V}, \mathrm{R}_{\text {SENSE }}=0.33 \Omega, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (approximately) and a good PCB layout. Below ground spike amplitude is -2.65 V for one output; the other OUT pin is at about 57 V . In these conditions, total differential voltage reaches almost 60V, which is the absolute maximum rating for the DMOS. Keeping differential voltage between two Output pins belonging to the same Full Bridge within rated values is a must that can be accomplished with proper selection of Bulk capacitor value and equivalent series resistance (ESR), according to current peaks and chopping style and adopting good layout practices to minimize PCB parasitic inductances (see below) [3].

Figure 4. Voltage at the two outputs at the beginning of the off-time.


### 2.3 Choosing the Bulk Capacitor

Since the bulk capacitor, placed between $\mathrm{V}_{\mathrm{S}}$ and $G N D$ pins, is charged and discharged during IC operation, its AC current capability must be greater than the r.m.s. value of the charge/discharge current. This current flows from the capacitor to the IC during the on-time (tos) and from the IC (in fast decay; from the power supply in slow decay) to the capacitor during the off-time (toff). The r.m.s. value of the current flowing into the bulk capacitor depends on peak output current, output current ripple, switching frequency, duty-cycle and chopping style. It also depends on power supply characteristics. A power supply with poor high frequency performances (or long, inductive connections to the IC) will cause the bulk capacitor to be recharged slowly: the higher the current control switching frequency, the higher the current ripple in the capacitor; r.m.s. current in the capacitor, however, does not exceed the r.m.s. output current. Bulk capacitor value ( $C$ ) and the ESR determine the amount of voltage ripple on the capacitor itself and on the IC. In slow decay, neglecting the dead-time and output current ripple, and assuming that during the on-time the capacitor is not recharged by the power supply, the voltage at the end of the on-time is:

$$
\mathrm{v}_{\mathrm{S}}-\mathrm{I}_{\mathrm{OUT}} \cdot\left(\mathrm{ESR}+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{C}}\right)
$$

so the supply voltage ripple is:

$$
\mathrm{I}_{\mathrm{OUT}} \cdot\left(\mathrm{ESR}+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{C}}\right)
$$

where lout is the output current. With fast decay, instead, recirculating current recharges the capacitor, causing the supply voltage to exceed the nominal voltage. This can be very dangerous if the nominal supply voltage is close to the maximum recommended supply voltage ( 52 V ). In fast decay the supply voltage ripple is about:

$$
\mathrm{I}_{\mathrm{OUT}} \cdot\left(2 \cdot \mathrm{ESR}+\frac{\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}}{\mathrm{C}}\right),
$$

always assuming that the power supply does not recharge the capacitor, and neglecting the output current ripple and the dead-time. Usually (if C > $100 \mu \mathrm{~F}$ ) the capacitance role is much less than the ESR, then supply voltage ripple can be estimated as:

> lout $\cdot$ ESR in slow decay
> $2 \cdot$ Iout $\cdot$ ESR in fast decay

For Example, if a maximum ripple of 500 mV is allowed and lout $=2 \mathrm{~A}$, the capacitor ESR should be lower than:

$$
\begin{aligned}
& \mathrm{ESR}<\frac{0.5 \mathrm{~V}}{2 \mathrm{~A}}=250 \mathrm{~m} \Omega \text { in slow decay, and } \\
& \mathrm{ESR}<\frac{1}{2} \cdot \frac{0.5 \mathrm{~V}}{2 \mathrm{~A}}=125 \mathrm{~m} \Omega \text { in fast decay. }
\end{aligned}
$$

Actually, current sunk by $\mathrm{V}_{S A}$ and $\mathrm{V}_{\mathrm{SB}}$ pins of the device is subject to higher peaks due to reverse recovery charge of internal freewheeling diodes. Duration of these peaks is, tough, very short, and can be filtered using a small value ( $100 \div 200 \mathrm{nF}$ ), good quality ceramic capacitor, connected as close as possible to the $\mathrm{V}_{\mathrm{SA}}, \mathrm{V}_{\mathrm{SB}}$ and GND pins of the IC. Bulk capacitor will be chosen with maximum operating voltage $25 \%$ greater than the maximum supply voltage, considering also power supply tolerances. For example, with a 48 V nominal power supply, with $5 \%$ tolerance, maximum voltage is 50.4 V , then operating voltage for the capacitor should be at least 63 V .

### 2.4 Layout Considerations

Working with devices that combine high power switches and control logic in the same IC, careful attention has to be paid to the PCB layout. In extreme cases, Power DMOS commutation can induce noises that could cause improper operation in the logic section of the device. Noise can be radiated by high dv/dt nodes or high di/dt paths, or conducted through GND or Supply connections. Logic connections, especially high-impedance nodes (actually all logic inputs, see further), must be kept far from switching nodes and paths. With the L6208, in particular, external components for the charge pump circuitry should be connected together through short paths, since these components are subject to voltage and current switching at relatively high frequency ( 600 kHz ). Primary mean in minimizing conducted noise is working on a good GND layout (see Figure 5).

Figure 5. Typical Application and Layout suggestions.


High current GND tracks (i.e. the tracks connected to the sensing resistors) must be connected directly to the negative terminal of the bulk capacitor. A good quality, high-frequency bypass capacitor is also required (typically a $100 \mathrm{nF} \div 200 \mathrm{nF}$ ceramic would suffice), since electrolytic capacitors show a poor high frequency performance. Both bulk electrolytic and high frequency bypass capacitors have to be connected with short tracks to $\mathrm{V}_{\mathrm{SA}}, \mathrm{V}_{\mathrm{SB}}$ and GND. On the L6208 GND pins are the Logic GND, since only the quiescent current flows through them. Logic GND and Power GND should be connected together in a single point, the bulk capacitor, to keep noise in the Power GND from affecting Logic GND. Specific care should be paid layouting the path from the SENSE pins through the sensing resistors to the negative terminal of the bulk capacitor (Power Ground). These tracks must be as short as possible in order to minimize parasitic inductances that can cause dangerous voltage spikes on SENSE and OUT pins (see the Voltage Ratings and Operating Range section); for the same reason the capacitors on $\mathrm{V}_{\mathrm{SA}}, \mathrm{V}_{\mathrm{SB}}$ and GND should be very close to the GND and supply pins. Refer to the Sensing Resistors section for information on selecting the sense resistors. Traces that connect to $\mathrm{V}_{\mathrm{SA}}, \mathrm{V}_{\mathrm{SB}}, \mathrm{SENSE}_{\mathrm{A}}$, SENSE $_{B}$, and the four OUT pins must be designed with adequate width, since high currents are flowing through these traces, and layer changes should be avoided. Should a layer change prove necessary, multiple and large via holes have to be used. A wide GND copper area can be used to improve power dissipation for the device.
Figure 6 shows two typical situations that must be avoided. An important consideration about the location of the bulk capacitors is the ability to absorb the inductive energy from the load, without allowing the supply voltage to exceed the maximum rating. The diode shown in Figure 6 prevents the recirculation current from reaching the capacitors and will result in a high voltage on the IC pins that can destroy the device. Having a switch or a power connection that can disconnect the capacitors from the IC, while there is still current in the motor, will also result in a high voltage transient since there is no capacitance to absorb the recirculation current.

Figure 6. Two situations that must be avoided.


## AN1451 APPLICATION NOTE

### 2.5 Sensing Resistors

Each motor winding current is flowing through the corresponding sensing resistor, causing a voltage drop that is used, by the logic, to control the peak value of the load current. Two issues must be taken into account when choosing the RSENSE value:

- The sensing resistor dissipates energy and provides dangerous negative voltages on the SENSE pin during the current recirculation. For this reason the resistance of this component should be kept low.
- The voltage drop across RSENSE is compared with the reference voltage (on $\mathrm{V}_{\text {ref }}$ pin) by the internal comparator. The lower is the RSENSE value, the higher is the peak current error due to noise on Vref pin and to the input offset of the current sense comparator: too small values of RSENSE must be avoided.
A good compromise is calculating the sensing resistor value so that the voltage drop, corresponding to the peak current in the load (l leak), is about 0.5 V : $\mathrm{R}_{\text {SENSE }}=0.5 \mathrm{~V} / I_{\text {peak }}$.
It should be clear that sensing resistor must absolutely be non-inductive type in order to avoid dangerous negative spikes on SENSE pins. Wire-wounded resistors cannot be used here, while Metallic film resistors are recommended for their high peak current capability and low inductance. For the same reason the connections between the SENSE pins, C6, C7, $\mathrm{V}_{\mathrm{SA}}, \mathrm{V}_{\mathrm{SB}}$ and $G N D$ pins (see Figure 5) must be taken as short as possible (see also the Layout Considerations section).

The average power dissipated by the sensing resistor is:

Fast Decay Recirculation: $\mathrm{P}_{\mathrm{R}} \approx \mathrm{I}_{\mathrm{rms}}{ }^{2} \cdot \mathrm{R}_{\text {SENSE }}$<br>Slow Decay Recirculation: $P_{R} \approx I_{\text {rms }}{ }^{2} \cdot R_{\text {SENSE }} \cdot D$,

D is the duty-cycle of the PWM current control, $I_{\text {rms }}$ is the r.m.s. value of the load current.
Nevertheless, sensing resistor power rating should be chosen taking into account the peak value of the dissipated power:

$$
P_{R} \approx I_{p k}^{2} \cdot R_{\text {SENSE }}
$$

where $I_{\mathrm{pk}}$ is the peak value of the load current.
Using multiple resistors in parallel will help obtaining the required power rating with standard resistors, and reduce the inductance.

RSENSE tolerance reflects on the peak current error: $1 \%$ resistors should be preferred.
The following table shows R RENSE recommended values (to have 0.5 V drop on it) and power ratings for typical examples of current peak values.

| $\boldsymbol{I}_{\boldsymbol{p} \boldsymbol{k}}$ | RSENSE Value $[\Omega]$ | RSENSE Power Rating [W] | Alternatives |
| :---: | :---: | :---: | :---: |
| 0.5 | 1 | 0.25 |  |
| 1 | 0.5 | 0.5 | $2 \times 1 \Omega, 0.25 \mathrm{~W}$ paralleled |
| 1.5 | 0.33 | 0.75 | $3 \times 1 \Omega, 0.25 \mathrm{~W}$ paralleled |
| 2 | 0.25 | 1 | $4 \times 1 \Omega, 0.25 \mathrm{~W}$ paralleled |

### 2.6 Charge pump external components

An internal oscillator, with its output at $C P$ pin, switches from GND to 10 V with a typical frequency of 600 kHz (see Figure 7).

Figure 7. Charge Pump.


When the oscillator output is at ground, $C_{5}$ is charged by $V_{S}$ through $D_{2}$. When it rises to $10 \mathrm{~V}, D_{2}$ is reverse biased and the charge flows from $\mathrm{C}_{5}$ to $\mathrm{C}_{8}$ through $\mathrm{D}_{1}$, so the $\mathrm{V}_{\text {BOOT }}$ pin, after a few cycles, reaches the maximum voltage of $\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V}-\mathrm{V}_{\mathrm{D} 1}-\mathrm{V}_{\mathrm{D} 2}$, which supplies the high-side gate drivers.
With a differential voltage between $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\text {BOOT }}$ of about 9 V and both the bridges switching at 50 kHz , the typical current drawn by the $\mathrm{V}_{\text {BOOT }}$ pin is 1.85 mA .
Resistor $R 4$ is added to reduce the maximum current in the external components and to reduce the slew rate of the rising and falling edges of the voltage at the $C P$ pin, in order to minimize interferences with the rest of the circuit. For the same reason care must be taken in realizing the PCB layout of $R 4, C 5, D 1, D 2$ connections (see also the Layout Considerations section). Recommended values for the charge pump circuitry are:
D1, D2 : 1N4148
R4 : $100 \Omega$ ( $1 / 8 \mathrm{~W}$ )
C5 : 10nF 100 V ceramic
C8 : 220nF 25V ceramic
Due to the high charge pump frequency, fast diodes are required. Connecting the cold side of the bulk capacitor (C8) to $\mathrm{V}_{\mathrm{S}}$ instead of GND the average current in the external diodes during operation is less than 10 mA (with $R 4=100 \Omega$ ); at startup (when $V_{S}$ is provided to the IC) is less than 200 mA while the reverse voltage is about 10 V in all conditions. 1 N 4148 diodes withstand about 200 mA DC ( 1 A peak), and the maximum reverse voltage is 75 V , so they should fit for the majority of applications.

## AN1451 APPLICATION NOTE

### 2.7 Sharing the Charge Pump Circuitry

If more than one device is used in the application, it's possible to use the charge pump from one L6208 to supply the $\mathrm{V}_{\text {BOOT }}$ pins of several ICs. The unused $C P$ pins on the slaved devices are left unconnected, as shown in Figure 8. A 100 nF capacitor (C8) should be connected to the $\mathrm{V}_{\mathrm{BOOT}}$ pin of each device.
Supply voltage pins $\left(\mathrm{V}_{\mathrm{S}}\right)$ of the devices sharing the charge pump must be connected together.
The higher the number of devices sharing the same charge pump, the lower will be the differential voltage available for gate drive $\left(\mathrm{V}_{\mathrm{BOOT}}-\mathrm{V}_{\mathrm{S}}\right)$, causing a higher $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for the high side DMOS , so higher dissipating power. In this case it's recommended to omit the resistor on the $C P$ pin, obtaining a higher current capability of the charge pump circuitry.
Better performance can also be obtained using a 33 nF capacitor for C 5 and using schottky diodes (for example BAT47 are recommended).
Sharing the same charge pump circuitry for more than $3 \div 4$ devices is not recommended, since it will reduce the $\mathrm{V}_{\mathrm{BOOT}}$ voltage increasing the high-side MOS on-resistance and thus power dissipation.

Figure 8. Sharing the charge pump circuitry.


### 2.8 Reference Voltage for PWM Current Control

The device has two analog inputs, $\mathrm{V}_{\text {refA }}$ and $\mathrm{V}_{\text {refB }}$, connected to the internal sense comparators, to control the peak value of the motor current through the integrated PWM circuitry. In typical applications these pins are connected together, in order to obtain the same current in the two motor windings (one exception is the microstepping operation; see the related section). A fixed reference voltage can be easily obtained through a resistive divider from an available 5 V voltage rail (maybe the one supplying the $\mu \mathrm{C}$ or the rest of the application) and GND.
A very simple way to obtain a variable voltage without using a DAC is to low-pass filter a PWM output of a $\mu \mathrm{C}$ (see Figure 9).
Assuming that the PWM output swings from 0 to 5 V , the resulting voltage will be:

$$
\mathrm{V}_{\mathrm{ref}}=\frac{5 \mathrm{~V} \cdot \mathrm{D}_{\mu \mathrm{C}} \cdot \mathrm{R}_{\text {DIV }}}{\mathrm{R}_{\mathrm{LP}}+\mathrm{R}_{\mathrm{DIV}}}
$$

where $D_{\mu \mathrm{C}}$ is the duty-cycle of the PWM output of the $\mu \mathrm{C}$.
Assuming that the $\mu \mathrm{C}$ output impedance is lower than $1 \mathrm{k} \Omega$, with $R_{L P}=56 \mathrm{k} \Omega, R_{\mathrm{DIV}}=15 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{LP}}=10 \mathrm{nF}$ and a $\mu \mathrm{C}$ PWM switching from 0 to 5 V at 100 kHz , the low pass filter time constant is about 0.12 ms and the remaining ripple on the $V_{\text {ref }}$ voltage will be about 20 mV . Using higher values for $R_{L P}$, $R_{\text {DIV }}$ and $C_{L P}$ will reduce the ripple, but the reference voltage will take more time to vary after changing the duty-cycle of the $\mu \mathrm{CPWM}$, and too high values of $R_{L P}$ will also increase the impedance of the $V_{\text {ref }}$ net at low frequencies, causing a poor noise immunity.
As sensing resistor values are typically kept small, a small noise on $\mathrm{V}_{\text {ref }}$ input pins might cause a considerable error in the output current. It's then recommended to decouple these pins with ceramic capacitors of some tens of nF , placed very close to $\mathrm{V}_{\text {ref }}$ and GND pins. Note that $\mathrm{V}_{\text {ref }}$ pins cannot be left unconnected, while, if connected to GND, zero current is not guaranteed due to voltage offset in the sense comparator. The best way to cut down (IC) power consumption and clear the load current is pulling down the EN pin. In slow decay, with very small reference voltage, PWM integrated circuitry can loose control of the current due to the minimum allowed duration of ton (see the Programmable off-time Monostable section).

Figure 9. Obtaining a variable voltage through a PWM output of a $\mu \mathrm{C}$.


## AN1451 APPLICATION NOTE

### 2.9 Input Logic pins

CW/CCW, CONTROL, RESET, HALF/FULL, CLOCK are CMOS/TTL compatible logic input pins. The input comparator has been realized with hysteresis to ensure the required noise immunity. Typical values for turn-on and turn-off thresholds are $\mathrm{V}_{\text {th, } \mathrm{ON}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\text {th }, \mathrm{OFF}}=1.3 \mathrm{~V}$. Pins are ESD protected (see Figure 10) ( 2 kV human-body electrostatic discharge), and can be directly connected to the logic outputs of a $\mu \mathrm{C}$; a series resistor is generally not recommended, as it could help inducted noise to disturb the inputs. All logic pins enforce a specific behavior and cannot be left unconnected.

Figure 10. Logic input pins.


### 2.10 EN pin

The EN pin is, actually, bi-directional: as an input, with a comparator similar to the other logic input pins (TTL/CMOS with hysteresis), it controls the state of the PowerDMOS. When this pin is at a low logic level, all the PowerDMOS are turned off. The EN pin is also connected to the open drain output of the protection circuit that will pull the pin to GND if over current or over temperature conditions exist. For this reason, EN pin must be driven through a series resistor of $2.2 \mathrm{k} \Omega$ minimum (for $5 \mathrm{~V} \operatorname{logic}$ ), to allow the voltage at the pin to be pulled below the turn-off threshold.
A capacitor ( C 1 in Figure 5) connected between the EN pin and GND is also recommended, to reduce the r.m.s. value of the output current when overcurrent conditions persist (see Over Current Protection section). EN pin must not be left unconnected.

Figure 11. EN input pin.


### 2.11 Programmable off-time Monostable

The L6208 includes a constant off time PWM current controller for each of the two bridges. The current control circuit senses the bridge current by sensing the voltage drop across an external sense resistor connected between the source of the two lower power MOS transistors and ground, as shown in Figure 12. As the current in the motor builds up the voltage across the sense resistor increases proportionally. When the voltage drop across the sense resistor becomes greater than the voltage at the reference input (VREF $\mathrm{F}_{\mathrm{A}}$ or $\mathrm{VREF}_{\mathrm{B}}$ ) the sense comparator triggers the monostable switching the bridge off. The power MOS remain off for the time set by the monostable and the motor current recirculates as defined by the selected decay mode, described in the next section. When the monostable times out the bridge will again turn on. Since the internal dead time, used to prevent cross conduction in the bridge, delays the turn on of the power MOS, the effective off time is the sum of the monostable time plus the dead time.

Figure 12. PWM Current Controller Simplified Schematic


Figure 13 shows the typical operating waveforms of the output current, the voltage drop across the sensing resistor, the RC pin voltage and the status of the bridge. More details regarding the Synchronous Rectification and the output stage configuration are included in the next section.
Immediately after the Power MOS turns on, a high peak current flows through the sensing resistor due to the reverse recovery of the freewheeling diodes. The L6208 provides a $1 \mu \mathrm{~s}$ Blanking Time $\mathrm{t}_{\mathrm{BLANK}}$ that inhibits the comparator output so that this current spike cannot prematurely re-trigger the monostable.

Figure 13. Output Current Regulation Waveforms


Figure 14 shows the magnitude of the Off Time toff versus Coff and Roff values. It can be approximately calculated from the equations:

$$
\begin{aligned}
& t_{\text {RCFALL }}=0.6 \cdot R_{\text {OFF }} \cdot C_{\text {OFF }} \\
& t_{\text {OFF }}=t_{\text {RCFALL }}+t_{\text {DT }}=0.6 \cdot R_{\text {OFF }} \cdot C_{\text {OFF }}+t_{\text {DT }}
\end{aligned}
$$

where Roff and Coff are the external component values and $t_{D T}$ is the internally generated Dead Time with:

$$
\begin{aligned}
& 20 \mathrm{~K} \Omega \leq \text { ROFF } \leq 100 \mathrm{~K} \Omega \\
& 0.47 \mathrm{nF} \leq \mathrm{COFF} \leq 100 \mathrm{nF} \\
& \mathrm{t}_{\mathrm{DT}}=1 \mu \mathrm{~s} \text { (typical value) }
\end{aligned}
$$

Therefore:

$$
\begin{aligned}
& \operatorname{tOFF}(\mathrm{MIN})=6.6 \mu \mathrm{~s} \\
& \operatorname{tOFF}(\mathrm{MAX})=6 \mathrm{~ms}
\end{aligned}
$$

These values allow a sufficient range of toFF to implement the drive circuit for most motors.
The capacitor value chosen for COFF also affects the Rise Time trRCRISE of the voltage at the pin $\mathrm{RC}_{\mathrm{A}}$ (or $\mathrm{RC}_{\mathrm{B}}$ ). The Rise Time trCRISE will only be an issue if the capacitor is not completely charged before the next time the monostable is triggered. Therefore, the on time ton, which depends by motors and supply parameters, has to be bigger than tRCRISE for allowing a good current regulation by the PWM stage. Furthermore, the on time ton
can not be smaller than the minimum on time $\mathrm{tON}(\mathrm{MIN})$.

$$
\begin{aligned}
& \left\{\begin{array}{l}
t_{O N}>t_{\mathrm{ON}(\mathrm{MIN})}=1.5 \mu \mathrm{~s} \text { (typ. value) } \\
\mathrm{t}_{\mathrm{ON}}>\mathrm{t}_{\text {RCRISE }}-t_{\mathrm{DT}}
\end{array}\right. \\
& t_{\text {RCRISE }}=600 \cdot \text { C }_{\text {OFF }}
\end{aligned}
$$

### 2.11.1 Off-time Selection and minimum on-time

Figure 14 also shows the lower limit for the on time ton for having a good PWM current regulation capacity. It has to be said that ton is always bigger than tON(MIN) because the device imposes this condition, but it can be smaller than trCRISE - tDT. In this last case the device continues to work but the off time toff is not more constant.
So, small Coff value gives more flexibility for the applications (allows smaller on time and, therefore, higher switching frequency), but, the smaller is the value for Coff, the more influential will be the noises on the circuit performance.

Figure 14. Off-time selection and minimum on-time.



## AN1451 APPLICATION NOTE

### 2.11.2 Decay Modes

The CONTROL input is used to select the behavior of the bridge during the off time. When the CONTROL pin is low, the Fast Decay mode is selected and both transistors in the bridge are switched off during the off time. When the CONTROL pin is high, the Slow Decay mode is selected and only the low side transistor of the bridge is switched off during the off time.
Figure 15 shows the operation of the bridge in the Fast Decay mode. At the start of the off time, both of the power MOS are switched off and the current recirculates through the two opposite free wheeling diodes. The current decays with a high di/dt since the voltage across the coil is essentially the power supply voltage. After the dead time, the lower power MOS in parallel with the conducting diode is turned on in synchronous rectification mode. In applications where the motor current is low it is possible that the current can decay completely to zero during the off time. At this point if both of the power MOS were operating in the synchronous rectification mode it would then be possible for the current to build in the opposite direction. To prevent this only the lower power MOS is operated in synchronous rectification mode. This operation is called Quasi-Synchronous Rectification Mode. When the monostable times out, the power MOS are turned on again after some delay set by the dead time to prevent cross conduction.
Figure 16 shows the operation of the bridge in the Slow Decay mode. At the start of the off time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the dead time the upper power MOS is operated in the synchronous rectification mode. When the monostable times out, the lower power MOS is turned on again after some delay set by the dead time to prevent cross conduction.

Figure 15. Fast Decay Mode Output Stage Configurations


Figure 16. Slow Decay Mode Output Stage Configurations

A) ON TIME

B) $1 \mu \mathrm{~s}$ DEAD TIME

C) SYNCHRONOUS RECTIFICATION

D) $1 \mu \mathrm{~s}$ DEAD TIME

In some conditions (short off-time, very low regulated current, high motor winding L / R) the system may need an on-time shorter than $1.5 \mu \mathrm{~s}$. In these cases the PWM current controller can loose the regulation.
Figure 17 shows the operation of the circuit in this condition. When the current first reaches the threshold, the bridge is turned off for a fixed time and the current decays. During the following on-time current increases above the threshold, but the bridge cannot be turned off until the minimum $1.5 \mu \mathrm{~s}$ on-time expires. Since current increases more in each on-time than it decays during the off-time, it keeps growing during each cycle, with steady state asymptotic value set by duty-cycle and load DC resistance: the resulting peak current will be
$\mathrm{I}_{\mathrm{pk}}=\mathrm{V}_{\mathrm{S}} \cdot \mathrm{D} / \mathrm{R}_{\mathrm{LOAD}}$,
where $D=$ ton $/($ ton + tofF) is the duty-cycle and RLOAD is the load DC resistance.

Figure 17. Minimum on-time can cause the PWM controller to loose the regulation.


## AN1451 APPLICATION NOTE

### 2.12 Over Current Protection

To implement an Over Current (i.e. short circuit) Protection, a dedicated Over Current Detection (OCD) circuitry (see Figure 18 for a simplified schematic) senses the current in each high side. Power DMOS are actually made up with thousands of individual identical cells, each carrying a fraction of the total current flowing. The current sensing element, connected in parallel to the Power DMOS, is made only with few such cells, having a $1: \mathrm{N}$ ratio compared to the power DMOS. The total drain current is split between the output and the sense element according to the cell ratio. Sensed current is, then, a small fraction of the output current and will not contribute significantly to power dissipation.

Figure 18. Over Current Detection simplified circuitry.


This sensed current is compared to an internally generated reference to detect an over current condition. An internal open drain mosfet turns on when the sum of the currents in the bridges $1 A$ and $2 A$ or $1 B$ and $2 B$ reaches the threshold (5.6A typical value); the open drain is internally connected to the EN pin. To ensure an over current protection, connect this pin to an external RC network (see Figure 18).
Figure 19 shows the device operating in overcurrent condition (short to ground). When an over current is detected the internal open drain mosfet pulls the EN pin to GND switching off all 8 power DMOS of the device and allowing the current to decay. Under a persistent over current condition, like a short to ground or a short between two output pins, the external RC network on the EN pin (see Figure 18) reduces the r.m.s. value of the output current by imposing a fixed disable-time after each over current occurrence. The values of $R_{E N}$ and $C_{E N}$ are selected to ensure proper operation of the device under a short circuit condition. When the current flowing through the high side DMOS reaches the OCD threshold ( 5.6 A typ.), after an internal propagation delay (tocd(ON)) the open drain starts discharging $C_{E N}$. When the EN pin voltage falls below the turn-off threshold $\left(\mathrm{V}_{\mathrm{TH}(\mathrm{OFF})}\right)$ all the Power DMOS turn off after the internal propagation delay ( t (OFF)EN). The current begins to decay as it circulates through the freewheeling diodes. Since the DMOS are off, there is no current flowing through them and no current to sense so the OCD circuit, after a short delay (tocd(OFF)), switches the internal open drain device off, and $R_{E N}$ can charge $C_{E N}$. When the voltage at $E N$ pin reaches the turn-on threshold $\left(\mathrm{V}_{\mathrm{TH}(\mathrm{ON})}\right)$, after the $\mathrm{t}_{\mathrm{D}(\mathrm{ON}) E N}$ delay, the DMOS turn on and the current restarts. Even if the maximum output current can be very high, the external $R C$ network provides a disable time (tDISABLE) to ensure a safe r.m.s. value (see Figure 19).

Figure 19. Over Current Operation.


The maximum value reached by the current depends on its slew-rate, so on the short circuit nature and supply voltage, and on the total intervention delay (tDELAY). It can be noticed that after the first current peak, the maximum value reached by the output current becomes lower, because the capacitor on EN pin is discharged starting from a lower voltage, resulting in a shorter tDELAY.
The following approximate relations estimate the disable time and the first OCD intervention delay after the short circuit (worst case).
The time the device remains disabled is:

$$
t_{\text {DISABLE }}=t_{\text {OCD }}(\mathrm{OFF})+t_{E N(R I S E)}+t_{D(O N) E N}
$$

where

$$
t_{E N(R I S E)}=R_{E N} \cdot C_{E N} \cdot \ln \frac{V_{D D}-V_{E N(L O W)}}{V_{D D}-V_{T H(O N)}}
$$

$\mathrm{V}_{\mathrm{EN}(\mathrm{LOW})}$ is the minimum voltage reached by the $E N$ pin, and can be estimated with the relation:

$$
V_{E N(\text { LOW })}=V_{T H(O F F)} \cdot e^{\frac{t_{D(O F F) E N}+t_{O C D(O F F)}}{R_{O P D R} \cdot C_{E N}}}
$$

The total intervention time is

$$
\left.t_{D E L A Y}=t_{O C D}(O N)+t_{E N(F A L L}\right)+t_{D(O F F) E N}
$$

where

$$
t_{E N(F A L L)}=R_{O P D R} \cdot C_{E N} \cdot \ln \frac{V_{D D}}{V_{T H(O F F)}}
$$

$t_{O C D}(O F F), t_{O C D}(O N), t_{D(O N) E N}, t_{D(O F F) E N}$, and ROPDR are device intrinsic parameters, $V_{D D}$ is the pull-up voltage

## AN1451 APPLICATION NOTE

applied to REN.
The external $R C$ network, $C_{E N}$ in particular, must be chosen obtaining a reasonable fast $O C D$ intervention (short $t_{\text {teLAY }}$ and a safe disable time (long tidsable). Figure 20 shows both tdISABLE and tdeLAy as a function of $\mathrm{C}_{\text {EN }}$ : at least $100 \mu \mathrm{~s}$ for tDISABLE are recommended, keeping the delay time below $1 \div 2 \mu \mathrm{~s}$ at the same time.
The internal open drain can also be turned on if the device experiences an over temperature (OVT) condition. The OVT will cause the device to shut down when the die temperature exceeds the OVT threshold ( $\mathrm{T}_{\jmath}>165^{\circ} \mathrm{C}$ typ.). Since the OVT is also connected directly to the gate drive circuit (see Figure 1 ), all the Power DMOS will shut down, even if $E N$ pin voltage is still over $V_{\text {th( }}$ (OFF). When the junction temperature falls below the OVT turn-off threshold ( $150^{\circ} \mathrm{C}$ typ.), the open drain turns off, $C_{E N}$ is recharged up to $\mathrm{V}_{T H(O N}$ ) and then the PowerDMOS are turned on back.

Figure 20. Typical disable and delay time as a function of $C_{E N}$, for several values of $R_{E N}$.


### 2.13 Power Management

Even when operating at current levels well below the maximum ratings of the device, the operating junction temperature must be kept below $125^{\circ} \mathrm{C}$.
Figure 21 shows the IC dissipated power versus the r.m.s. load current, in 4 different driving sequences, assuming the supply voltage is 24 V .

Figure 21. IC Dissipated Power versus Output Current.


## AN1451 APPLICATION NOTE

### 2.13.1 Maximum output current vs. selectable devices

Figure 22 reports a performance comparison between L6228 (std. power) and L6208 (high power) for different packages, with the following assumptions:

- Normal Drive Mode (two-phase on)
- Supply voltage: 24 V ; Switching frequency: 30 kHz .
$-\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$.
- Maximum $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ (taking into account process spread) has been considered, @ $125^{\circ} \mathrm{C}$.
- Maximum quiescent current $l_{Q}$ (taking into account process spread) has been considered.
- PCB is a FR4 with a dissipating copper surface on the top side of $6 \mathrm{~cm}^{2}$ (with a thickness of $35 \mu \mathrm{~m}$ ) for SO and PowerDIP packages (D, N suffixes).
- PCB is a FR4 with a dissipating copper surface on the top side of $6 \mathrm{~cm}^{2}$ (with a thickness of $35 \mu \mathrm{~m}$ ), 16 via holes and a ground layer for the PowerSO package (PD suffix).
- For each device (on the $x$ axis) y axis reports the maximum output current.

Figure 22. Maximum output current vs. selectable devices.


### 2.13.2 Power Dissipation Formulae for different sequences

Figure 23 to Figure 26 are screenshots of a spreadsheet that helps calculating power dissipation in specified conditions (application and motor data), and estimates the resulting junction temperature for a given package and copper area available on the PCB [6]. The model considers power dissipation during the on-time and the off-time, taking into account the selected decay, rise and fall time (when a phase change occurs) considering the operating sequence, the switching losses and the quiescent current power dissipation.

Figure 23. Definition of parameters for the three different sequences. The current in only one phase is shown.


Figure 24. Input Data.

| Input Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Device Input Values |  |  |  |  |  |
| Maximum Drain-Source ON Resistance | Ron | $=$ | 5.60E-01 | [Ohm] | Average Value between High-Side and Low-Side |
| Maximum diode voltage | Vd | $=$ | 1.20E+00 | [V] |  |
| Quiescent Current |  | $=$ | 5.50E-03 | [mA] |  |
| Motor Input Values |  |  |  |  |  |
| Maximum BEMF Voltage | Vb | $=$ | 1.50E+01 | [V] |  |
| Motor Inductance | Lm | $=$ | 7.90E-03 | [H] |  |
| Motor Resistance | Rm | $=$ | $6.60 \mathrm{E}+00$ | [Ohm] |  |
| Application Input Values |  |  |  |  |  |
| Supply Voltage | Vs | $=$ | $2.40 \mathrm{E}+01$ | [V] |  |
| Peak Current | lpk | $=$ | $1.00 \mathrm{E}+00$ | [A] |  |
| Off-Time | tOFF | $=$ | $1.50 \mathrm{E}-05$ | [s] |  |
| Step Frequency | fCK | $=$ | $1.00 \mathrm{E}+03$ | [Hz] |  |
| Sensing Resistance | Rs | $=$ | 5.00E-01 | [Ohm] |  |
| Decay Type | SLOW |  |  | - | "SLOW" = Synchronous Slow Decay "FAST" = Quasi-Synchronous Fast decay |
| Stepping sequence | WAVE |  |  | - | "NORMAL", "HALF" or "WAVE" |

## AN1451 APPLICATION NOTE

Figure 25. Power Dissipation formulae and results.

|  |  | Result |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PowerDMOS Commutation Time | Tcom $=$ | $9.60 \mathrm{E}-08$ | [s] | Vs / (250V/ $\mu \mathrm{s}$ ) |  |
| Rise Time | Trise $=$ | 4.03E-04 | [s] | $-\ln \left[\frac{(-\mathrm{Ipk} \cdot \mathrm{Rm}-2 \cdot \mathrm{Ipk} \cdot \mathrm{Ron}-\mathrm{Ipk} \cdot \mathrm{Rs}+\mathrm{Vs})}{\mathrm{Vs}}\right] \cdot \frac{\mathrm{Lm}}{R m+R s+2 R o n}$ |  |
| Fall Time | Tfall $=$ | 3.16E-04 | [s] | $-\ln \left[\frac{\mathrm{Vs}}{(\mathrm{Ipk} \cdot \mathrm{Rm}+2 \cdot \mathrm{Ipk} \cdot \mathrm{Ron}+\mathrm{Ipk} \cdot \mathrm{Rs}+\mathrm{Vs})}\right] \cdot \frac{\mathrm{Lm}}{(\mathrm{Rm}+2 \cdot \mathrm{Ron}+\mathrm{Rs})}$ $-\ln \left[\frac{(\mathrm{Vs}-2 \cdot \mathrm{Vd})}{(\mathrm{Ipk} \cdot \mathrm{Rm}+\mathrm{Ipk} \cdot \mathrm{Rs}+\mathrm{Vs}-2 \cdot \mathrm{Vd})}\right] \cdot \frac{\mathrm{Lm}}{(\mathrm{Rm}+\mathrm{Rs})}$ | NORMAL Mode <br> HALF or WAVE Mode |
| Duty Cycle | D = | $6.25 \mathrm{E}-01$ | - | $\begin{gathered} \mathrm{Vb} / \mathrm{Vs} \\ (\mathrm{Vs}+\mathrm{Vb}) / 2 \mathrm{Vs} \end{gathered}$ | Sync. Slow Decay Quasi-Sync Fast Decay |
| Switching <br> Frequency | $\mathrm{fSW}=$ | $2.50 \mathrm{E}+04$ | [Hz] | (1-D) / tOFF |  |
| Current Ripple | $\Delta \mathrm{l}=$ | $2.85 \mathrm{E}-02$ | [A] | (Vs - Vb)*D / (Lm* fSW) |  |
| Period | $\mathrm{T}=$ | 2.00E-03 | [s] | $\begin{aligned} & 2 / \mathrm{fCK} \\ & 4 / \mathrm{fCK} \\ & 2 / \mathrm{fCK} \end{aligned}$ | NORMAL Mode HALF Mode WAVE Mode |
| Load Time | Tload $=$ | 5.97E-04 | [s] | T-Trise-Tfall (3/4)T-rise (T/2)-Trise | NORMAL Mode HALF Mode WAVE Mode |
| Average Current during Load Time | $1=$ | $9.86 \mathrm{E}-01$ | [A] | Ipk - $\frac{\Delta l}{2}$ |  |
| r.m.s. Current during Load Time | Irms = | 9.86E-01 | [A] | $\sqrt{\text { Ipk } \cdot(\mathrm{lpk}-\Delta I)+\frac{\Delta l^{2}}{3}}$ |  |
| Rise Time Dissipating Energy | Erise = | 1.50E-04 | [J] | $\text { 2Ron } \cdot \text { Ipk }^{2} \cdot \frac{\text { Trise }}{3}$ |  |
| Fall Time Dissipating Energy | Efall = | 3.62E-04 | [J] | $\begin{gathered} 2 R o n \cdot \mathrm{Ipk}^{2} \cdot \frac{\mathrm{Tfall}}{3} \\ 2 \cdot \mathrm{Vd}\left[\mathrm{TfaII} \cdot \frac{(-\mathrm{Vs}+2 \cdot \mathrm{Vd})}{(\mathrm{Rm}+\mathrm{Rs})}+\right. \\ \left.\mathrm{Lm} \cdot(\mathrm{Ipk} \cdot \mathrm{Rm}+\mathrm{Ipk} \cdot \mathrm{Rs}+\mathrm{Vs}-2 \cdot \mathrm{Vd}) \cdot \frac{\left[1-\exp \left[\frac{-\mathrm{Tfall}}{\mathrm{Lm}} \cdot(\mathrm{Rm}+\mathrm{Rs})\right]\right]}{(\mathrm{Rm}+\mathrm{Rs})^{2}}\right] \end{gathered}$ | MORMAL Mode <br> HALF or WAVE Mode |
| Load Time Diss. Energy | Eload = | 6.50E-05 | [J] | 2Ron $\cdot$ Irms $^{2}$. Tload <br> 2Ron $\cdot \mathrm{Irms}^{2} \cdot \mathrm{D} \cdot$ Tload $+\left(\right.$ Ron $\left.\cdot \mathrm{Irms}^{2}+\mathrm{Vd} \cdot \mathrm{I}\right) \cdot(1$ - D) $\cdot$ Tload | Sync. Slow Decay Quasi-Sync Fast Decay |
| Commutatiion Time Dissipating Pw | Ecom = | 6.78E-05 | [J] | 2Vs $\mathrm{I} \cdot \mathrm{Tcom} \cdot \mathrm{Tload} \cdot \mathrm{fSW}$ |  |
| Quiescent Dissipating Pw | $\mathrm{Pq}=$ | 1.32E-01 | [W] | Vs • Iq |  |
| Total Dissipating Power | $\mathrm{P}=$ | $1.36 \mathrm{E}+00$ | [W] | $\stackrel{2}{\mathrm{~T}} \cdot($ Erise + Efall + Eload + Ecom $)+\mathrm{Pq}$ |  |

Figure 26. Thermal Data inputs and results.


### 2.14 Choosing the Decay Mode

L6208 can operate in either fast or slow decay mode, each having a specific recirculation path for the current during off-time. In slow decay mode only the lower DMOS is turned off and the current recirculates around the upper half of the bridge so that voltage across the coil is essentially 0 . In Fast decay mode both DMOS are turned off and the current recirculates back to the power supply rail so that voltage across the coil is essentially power supply voltage itself.
Slow decay operation provides several advantages: for a given peak current and off-time, current ripple is minimized, and the same is true for acoustic noise and losses in the motor iron (achieving the same current ripple with fast decay mode would require a shorter off-time resulting in a higher switching frequency and higher power dissipation in the IC). As current recirculates in the upper half of the bridge and both the high side DMOS in the same bridge are on, synchronous rectification is realized, minimizing power dissipation in the power switches. Also, as no output pin goes below GND (see Supply Voltage Ratings and Operating Range section), no power is dissipated on the sense resistor during the off-time (see Sensing Resistors section).
On the other hand, slow decay can be undesirable in some situations, for example when current has to be regulated at very low values or motor winding $L$ / $R$ ratio is high. In these cases an on-time shorter than the minimum ton (about $1.5 \mu \mathrm{~s}$ ) may be requested to regulate the current, and this can cause the PWM controller to loose the regulation (refer to the Programmable off-time Monostable section).
Another situation where fast decay is to be preferred to slow decay is with regulated current expected to vary over time with a given profile (enforced providing a variable voltage on the $\mathrm{V}_{\text {ref }}$ pins, see also Microstepping section). Here fast decay helps following fast decreasing edges in the desired profile.

### 2.15 Choosing the Stepping Sequence

The device can provide three different sequences to run a stepper motor: full step two phase on (Normal drive), full step one phase on (Wave drive) and Half step.
If Half Step driving is used, the motor advances by half a step after each clock pulse, obtaining a higher position resolution and reducing instability due to low-torque regions in certain motors' speed-torque diagrams, when used in full step mode (see Figure 27).

Figure 27. Torque instability in full step mode.


Using this driving method the torque is affected by ripple, because in odd-numbered states, when both coils are driven, the total current in the motor windings is double than in even-numbered states.
A way to avoid the high torque ripple in half step mode is to supply to the motor a higher current (by a factor of $\sqrt{2}$ ) during the even numbered states, in which only one winding is energized, simply by applying a $\sqrt{2}$ higher reference voltage at the $\mathrm{V}_{\text {refA }}, \mathrm{V}_{\text {refB }}$ pins during these states (see Figure 28) [2].

Figure 28. Balanced Half Step for low torque ripple.


A simple circuit to generate two different reference voltages is shown in Figure 29. $R_{1}$ and $R_{2}$ should be chosen to have

$$
\mathrm{V}_{\mathrm{ref}, \mathrm{HIGH}}=\mathrm{V}_{\mathrm{ref}} \cdot \sqrt{2}=5 \mathrm{~V} \cdot \frac{\mathrm{R}_{2}}{R_{1}+R_{2}}
$$

and $R_{3}$ should be

$$
R_{3}=\frac{R_{1} \cdot R_{2}}{(\sqrt{2}-1) \cdot\left(R_{1}+R_{2}\right)}
$$

A similar circuit can also be used to modify the reference voltage in other situations. For example it's possible, at constant rotation speed, to reduce the motor torque, and to increase it during acceleration and deceleration. Adding a second transistor is possible to implement 4 different reference voltages, selectable by two logic signals.

Figure 29. Realizing Half Step current shaping.


Normal and Wave Drive are full step modes. In Wave Drive mode the two motor windings are alternately energized, while in Normal Drive both the windings are energized in each state, increasing the torque by a factor of $\sqrt{2}$. On the other hand the total current in the motor is double, so the efficiency is similar. In wave drive mode the torque ripple is higher than in normal drive mode.

### 2.16 Microstepping

Microstepping operation gives several advantages, including the absence of instability phenomena due to lowtorque regions in certain motors' speed-torque diagrams (see Figure 27), reduction of mechanical noise and increased position resolution. The L6208 can be used as two-phase microstepping driver IC [5]. The controller circuitry allows for an easy and inexpensive design with such device. By controlling the $\mathrm{V}_{\text {ref }}$ input it is possible to get in the two phases variable output currents with a sine-wave shape. A variable voltage proportional to the desired output current is applied to each reference pin. For microstepping, the two inputs are rectified sine-wave voltages with a phase delay of $90^{\circ}$. The L6208 is operated in the normal drive mode and the frequency of the two sine-wave voltages must be $1 / 4$ of the CLOCK frequency. Figure 30 shows a circuit to generate the two sine-wave signals using low-pass filters and two PWM outputs of a $\mu \mathrm{C}$ (see Reference Voltage for PWM Current Control section). Figure 31 shows the $\mathrm{V}_{\text {ref }}$ voltages, the CLOCK signal and the output currents.

Figure 30. Microstepping Application.


Figure 31. Microstepping reference voltages, output currents and CLOCK signal.


Especially at high rotation speeds, slow decay mode can be inadequate since it does not allow the motor current to decay fast enough, following the decreasing slope of the desired sine wave. In this case it's possible to apply the fast decay mode just during the negative slope of the current (see Figure 32). The disadvantage is an increased current ripple in the other winding (where the current is increasing and fast decay in not needed).

Figure 32. Using Fast decay during high negative current slope.


## 3 APPLICATION EXAMPLE

## Application Data

Rotation Speed:
Winding peak Current: 1A
Maximum Ripple: $\quad 50 \mathrm{~mA}$
Supply Voltage: $\quad 24 \mathrm{~V} \pm 5 \%$
Sequence:
,

## Motor Data

Winding Resistance: $\quad 6.6 \Omega$
Winding Inductance: $\quad 7.9 \mathrm{mH}$
Step Angle: $\quad 1.8^{\circ} /$ step
Maximum BEMF at 300 rpm : 15 V

### 3.1 Decay mode, sensing resistors and reference voltage.

The first step is choosing the decay type. Let's suppose to implement slow decay, which allows lower power dissipation, lower ripple and avoids voltages below GND at output pins during recirculation. Referring to approximated formulae in Figure 25, it's possible to calculate the Duty-Cycle (D), the Switching Frequency (fsw), the Current Ripple ( $\Delta I)$. With a $15 \mu \mathrm{~s}$ off-time, we will have:
$\mathrm{D} \cong 63 \%, \mathrm{fSW} \cong 25 \mathrm{kHz}, \Delta l \cong 29 \mathrm{~mA}$. The on-time is $\mathrm{ton}=\mathrm{D} / \mathrm{fSW} \cong 25 \mu \mathrm{~s}$, which is far from the minimum allowed (1.5 $\mu \mathrm{s}$ ), so slow decay can be used.

The bulk capacitor need to withstand at least $24 \mathrm{~V}+5 \%+25 \% \cong 32 \mathrm{~V}$. A 50 V capacitor will be used. Allowing a voltage ripple of 200 mV , the capacitor ESR should be lower than $200 \mathrm{mV} / 1 \mathrm{~A}=200 \mathrm{~m} \Omega$; the AC current capability should be about 1 A .
Providing a reference voltage of $0.5 \mathrm{~V}, 0.5 \Omega$ sensing resistor are needed. In slow decay mode the resistors power rating is about $\mathrm{P}_{\mathrm{R}} \cong \mathrm{I}_{\text {rms }}{ }^{2} \cdot \mathrm{R}_{\text {SENSE }} \cdot \mathrm{D} \cong 0.32 \mathrm{~W}$. Two $1 \Omega-0.25 \mathrm{~W}-1 \%$ resistors in parallel are used. The charge pump uses recommended components (1N4148 diodes, ceramic capacitors and a $100 \Omega$ resistor to reduce EMI).
$\mathrm{R}=18 \mathrm{k} \Omega, \mathrm{C}=1.2 \mathrm{nF}$ are connected to the RC pins, obtaining tofF $\cong 16 \mu \mathrm{~s}$. On the EN pin a 5.6 nF has been placed, and the pin is driven by the $\mu \mathrm{C}$ through a $100 \mathrm{k} \Omega$ resistor. With these values, in case of short circuit between two OUT pins or an OUT pin and GND, the PowerDMOS turns off after about $1 \mu \mathrm{~s}$, and $\mathrm{t}_{\text {DISABLE }} \cong 240 \mu \mathrm{~s}$.

Figure 33. Application Example.


With Wave Drive selected, referring to Figure 24 , Figure 25 , Figure 26 , the dissipating power is about 1.36 W . If the ambient temperature is lower than $50^{\circ} \mathrm{C}$, with $4 \mathrm{~cm}^{2}$ of copper area on the PCB and a SO24 package, the estimated junction temperature is about $123^{\circ} \mathrm{C}$. Using more copper area or a PowerDIP package will reduce the junction temperature.

## 4 APPENDIX - EVALUATION BOARDS

### 4.1 PractiSPIN

PractiSPIN is an evaluation and demonstration system that can be used with the PowerSPIN family (L62XX) of devices. A Graphical User Interface (GUI) (see Figure 34) program runs on an IBM-PC under windows and communicates with a common ST7 based interface board (see Figure 35) through the RS232 serial port. The ST7 interface board connects to a device specific evaluation board (target board) via a standard 34 pin ribbon cable interface.
Depending on the target device the PractiSPIN can drive a stepper motor, 1 or 2 DC motors or a brushless DC (BLDC) motor, operating significant parameters such as SPEED, CURRENT, VOLTAGE, DIRECTION, ACCELERATION and DECELERATION RATES from a user friendly graphic interface, and programming a sequence of movements.
The software also allows evaluating the power dissipated by the selected device and, for a given package and dissipating copper area on the PCB, estimates the device's junction temperature.

Figure 34. PractiSPIN PC Software


## AN1451 APPLICATION NOTE

Figure 35. PractiSPIN ST7 Evaluation Board


### 4.2 EVAL6208N

An evaluation board has been produced to help the evaluation of the device in PowerDIP package. It implements a typical application with several added components. Figure 37 shows the electrical schematic of the board; in the table below the part list is reported.

| CN1, CN2, CN3, CN4 | 2-poles connector | R1 | $100 \Omega$ resistor |
| :---: | :---: | :---: | :---: |
| CN5 | 34-poles connector | R2 | $820 \Omega 0.6 \mathrm{~W}$ resistor |
| C1 | 220nF/100V Ceramic or Polyester capacitor | R3, R4, R5, R6, R7, R8 | $10 \mathrm{k} \Omega$ resistor |
| C2 | 220nF/100V Ceramic or Polyester capacitor | R9 | $4.7 \mathrm{k} \Omega$ resistor |
| C3 | $100 \mu \mathrm{~F} / 63 \mathrm{~V}$ capacitor | R10, R21 | $20 \mathrm{k} \Omega 1 \%$ resistor |
| C4 | 10nF/100V Ceramic capacitor | R11, R12 | $100 \mathrm{k} \Omega$ trimmer |
| C5 | $10 \mu \mathrm{~F} / 16 \mathrm{~V}$ Capacitor | R13, R22 | $2.2 \mathrm{k} \Omega$ resistor |
| C6 | 100nF Capacitor | R14, R15, R16, R17, R1 | $1 \Omega 0.4 \mathrm{~W}$ resistor |
| C7, C8 | 68nF Capacitor | R20, R24 | $5 \mathrm{k} \Omega$ trimmer |
| C9, C10 | 820pF Capacitor | S1 | quad switch |
| D1, D2 | 1N4148 Diode | U1 | L6208N |
| D3 | BZX79C5V1 5.1V Zener Diode | JP1 3-pin jumper |  |

The Evaluation Board provides external connectors for the supply voltage, an external 5 V reference for the logic inputs, four outputs for the motor and a 34-pin connector to control the main functions of the board through an external $\mu \mathrm{C}$ board or the PractiSPIN tool.

The PractiSPIN tool is composed of a graphic interface software running on a PC that connects with the hardware based on the ST7 $\mu \mathrm{C}$, which contains an upgradeable firmware. This tool allows a fast and easy evaluation of the PowerSPIN family devices, giving the ability of setting the decay mode, the stepping sequence, the output current; to control the motor speed, acceleration and deceleration and to program a sequence of movements.
The PC-software also provides a Power Dissipation and Thermal Analysis section, intended to help a fast evaluation of the device, package and dissipating copper area required by the user's application, and to be a good starting point designing an application (from the power dissipation and thermal point of view).

Running the evaluation board in stand-alone mode, instead, four switches (S1) allow enabling the device, setting the direction of the rotation, the type of current decay, the stepping sequence. R20 and R24 set the reference voltage separately for the two bridges, while R13, C7 and R22, C8 are low-pass filters to provide an external reference voltage by a PWM output of a $\mu \mathrm{C}$ (see also the Microstepping section). Using external $\mathrm{V}_{\text {REF }}$ inputs R10, R20, R21, R24 must be disconnected unless the PractiSPIN ST7 evaluation board is used. This board, in fact, is provided with an offset cancellation circuitry trimmable through a potentiometer (see PractiSPIN documentation). R11, C9 and R12, C10 are used to set the off-time of the two channels of the IC.
The 5 V voltage for logic inputs and for references ( $\mathrm{V}_{\text {refA }}$ and $\mathrm{V}_{\text {refB }}$ ) is obtained from R2, D3. Depending on the supply voltage, the value of resistor R 2 should be changed in order to ensure a correct biasing of D3.
The jumper JP1 allows choosing the 5V voltage from the internal zener diode network or pin 11 of CN5 (for example an external $\mu \mathrm{C}$ board can provide 5 V to the evaluation board). Also CN2 connector can be used to provide an external 5 V voltage to the board (in that case R2, D3 should be disconnected). CN2, or pin 1 of CN5, can also be used to provide a 5V voltage to external circuits (as, for example, the PractiSPIN ST7 board). In this case the current that can be drawn form the board depends on the supply voltage and on R2 value.
Figure 38, Figure 39, Figure 40 show the component placement and the two layers layout of the L6208N Evaluation Board. A large GND area has been used, to guarantee minimal noise and good power dissipation for the device.

## AN1451 APPLICATION NOTE

Figure 36. EVAL6208N.


### 4.2.1 Important Notes

JP1 : close in INT position for use with PractiSPIN ST7 board
C6 : recommended change to 5.6 nF for safe Overcurrent protection
R8 : recommended change to 100 k for safe Overcurrent protection
R9 : recommended change to 100 k if EN pin is driven from the CN5 connector (for example with PractiSPIN ST7 board) for safe Overcurrent protection
R20, R24 : set the maximum current obtainable through PractiSPIN (see PractiSPIN documentation)
R2 : recommended change to adequate value (depending on supply voltage) to obtain 5 V across D3

### 4.2.2 Thermal Impedance

EVAL 6208 N has been thermally characterized. Figure 41 shows the thermal impedance junction to ambient and the pulsed thermal impedance junction to ambient. This characterization is valid for the device directly soldered into the PCB, without socket.

Figure 37. EVAL6208N Electrical schematic.


Figure 38. EVAL6208N Component placement.


Figure 39. EVAL6208N Top Layer Layout.


Figure 40. EVAL6208N Bottom Layer Layout.


Figure 41. EVAL6208N Thermal impedance Junction to Ambient and pulsed Thermal impedance Junction to Ambient.


## AN1451 APPLICATION NOTE

### 4.3 EVAL6208PD

An evaluation board has been produced to help the evaluation of the device in PowerSO package. It implements a typical application with several added components. Figure 43 shows the electrical schematic of the board; in the table below the part list is reported.

| CN1, CN2, CN3, CN4 | 2-poles connector | R1 | $3.5 \mathrm{k} \Omega 0.6 \mathrm{~W}$ resistor |
| :---: | :---: | :---: | :---: |
| CN5 | 34-poles connector | R2, R3, R4, R5, R6, R7 | $10 \mathrm{k} \Omega$ resistor |
| C1 | 220nF/100V Ceramic or Polyester capacitor | R3, R4, R5, R6, R7, R8 | $10 \mathrm{k} \Omega$ resistor |
| C2 | 220nF/100V Ceramic or Polyester capacitor | R8, R17 | $5 \mathrm{k} \Omega$ trimmer |
| C3 | 100 $\mathrm{F} / 63 \mathrm{~V}$ capacitor | R9, R19 | $2.2 \mathrm{k} \Omega$ resistor |
| C4 | 10nF/100V Ceramic capacitor | R10, R11 | $100 \mathrm{k} \Omega$ trimmer |
| C5 | 10нF/16V Capacitor | R12, R13, R14, R15 | $0.4 \Omega 1 \mathrm{~W}$ resistor |
| C6, C9 | 68nF Capacitor | R16, R20 | $20 \mathrm{k} \Omega 1 \%$ resistor |
| C7, C8 | 820pF Capacitor | R18 | $100 \Omega$ resistor |
| C12 | 100nF Capacitor | R21 | $4.7 \mathrm{k} \Omega$ resistor |
| D1 | BAT46SW Diodes | S1 | quad switch |
| D2 | BZX79C5V1 5.1V Zener Diode | U1 | L6208PD |
| JP1 | 3 -pin jumper |  |  |

The Evaluation Board provides external connectors for the supply voltage, an external 5 V reference for the logic inputs, four outputs for the motor and a 34-pin connector to control the main functions of the board through an external $\mu \mathrm{C}$ board or the PractiSPIN tool.

The PractiSPIN tool is composed of a graphic interface software running on a PC that connects with the hardware based on the ST7 $\mu \mathrm{C}$, which contains an upgradeable firmware. This tool allows a fast and easy evaluation of the PowerSPIN family devices, giving the ability of setting the decay mode, the stepping sequence, the output current; to control the motor speed, acceleration and deceleration and to program a sequence of movements. The PC-software also provides a Power Dissipation and Thermal Analysis section, intended to help a fast evaluation of the device, package and dissipating copper area required by the user's application, and to be a good starting point designing an application (from the power dissipation and thermal point of view).

Running the evaluation board in stand-alone mode, instead, four switches (S1) allow enabling the device, setting the direction of the rotation, the type of current decay, the stepping sequence. R8 and R17 set the reference voltage separately for the two bridges, while R9, C6 and R19, C9 are low-pass filters to provide an external reference voltage by a PWM output of a $\mu \mathrm{C}$ (see also the Microstepping section). Using external $\mathrm{V}_{\mathrm{REF}}$ inputs R16, R8, R20, R17 must be disconnected unless the PractiSPIN ST7 evaluation board is used. This board, in fact, is provided with an offset cancellation circuitry trimmable through a potentiometer (see PractiSPIN documentation). R10, C7 and R11, C8 are used to set the off-time of the two channels of the IC.
The 5 V voltage for logic inputs and for references ( $\mathrm{V}_{\text {refA }}$ and $\mathrm{V}_{\text {refB }}$ ) is obtained from R1, D2. Depending on the supply voltage, the value of resistor R1 should be changed in order to ensure a correct biasing of D2.
The jumper JP1 allows choosing the 5V voltage from the internal zener diode network or pin 11 of CN5 (for example an external $\mu \mathrm{C}$ board can provide 5 V to the evaluation board). Also CN2 connector can be used to provide an external 5 V voltage to the board (in that case R1, D2 should be disconnected). CN2, or pin 1 of CN5, can also be used to provide a 5V voltage to external circuits (as, for example, the PractiSPIN ST7 board). In this case the current that can be drawn form the board depends on the supply voltage and on R1 value.
Figure 44, Figure 45, Figure 46 show the component placement and the two layers layout of the L6208PD Evaluation Board. A large GND area has been used, to guarantee minimal noise and good power dissipation for the device.

Figure 42. EVAL6208PD.


### 4.3.1 Important Notes

JP1 : close in INT position for use with PractiSPIN ST7 board
C12 : recommended change to 5.6 nF for safe Overcurrent protection
R7 : recommended change to 100 k for safe Overcurrent protection
R21 : recommended change to 100 kif EN pin is driven from the CN5 connector (for example with PractiSPIN ST7 board) for safe Overcurrent protection
R8, R17 : set the maximum current obtainable through PractiSPIN (see PractiSPIN documentation)
R1 : recommended change to adequate value (depending on supply voltage) to obtain 5V across D2

### 4.3.2 Thermal Impedance

EVAL 6208PD has been thermally characterized. Figure 47 shows the thermal impedance junction to ambient and the pulsed thermal impedance junction to ambient.

Figure 43. EVAL6208PD Electrical schematic.


Figure 44. EVAL6208PD Component placement.


Figure 45. EVAL6208PD Top Layer Layout.


Figure 46. EVAL6208PD Bottom Layer Layout.


Figure 47. EVAL6208PD Thermal impedance Junction to Ambient and pulsed Thermal impedance Junction to Ambient.


## 5 REFERENCES

1] D. Arrigo, A. Genova, T. Hopkins, V. Marano, A. Novelli, "A New Fully Integrated Stepper Motor Driver IC", Proceedings of PCIM 2001, September 2001, Intertech Communication.
2] H. Sax, "Stepper Motor Driving" (AN235).
3] T. Hopkins, "Controlling Voltage Transients in Full Bridge Driver Applications" (AN280).
4] T. Hopkins, "Stepper Motor Drive Considerations, Common Problems and Solutions" (AN460).
5] T. Hopkins, K. Kim, "Microstepping Stepper Motor Drive Using Peak Detecting Current Control" (AN1495).
6] P. Casati and C. Cognetti, "A New High Power IC Surface Mount Package Family" (AN668)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2003 STMicroelectronics - All rights reserved

## STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management IC Development Tools category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ

