## Improved high-voltage resonant controller

## Datasheet - production data



## Features

- $50 \%$ duty cycle, variable frequency control of resonant half bridge
- High-accuracy oscillator
- Up to 500 kHz operating frequency
- Two-level OCP: frequency-shift and latched shutdown
- Interface with PFC controller
- Latched disable input
- Burst mode operation at light load
- Input for power-ON/OFF sequencing or brownout protection
- Non-linear soft-start for monotonic output voltage rise
- 600 V-rail compatible high-side gate driver with integrated bootstrap diode and high dv/dt immunity
- -300/800 mA high-side and low-side gate drivers with UVLO pull-down
- DIP16, SO16N package


## Applications

- LCD and PDP TV
- Desktop PC, entry-level server
- Telecom SMPS
- High efficiency industrial SMPS
- AC-DC adapter, open frame SMPS

Table 1. Device summary

| Order code | Package | Packaging |
| :---: | :---: | :---: |
| L6599AN | DIP16 | Tube |
| L6599AD | SO16N | Tube |
| L6599ADTR | SO16N | Tape and reel |

## Contents

1 Description ..... 3
2 Block diagram ..... 4
3 Pin connection ..... 5
4 Electrical data ..... 8
4.1 Absolute maximum ratings ..... 8
4.2 Thermal data ..... 8
5 Electrical characteristics ..... 9
6 Typical electrical performance ..... 12
7 Application information ..... 16
7.1 Oscillator ..... 17
7.2 Operation at no load or very light load ..... 19
7.3 Soft-start ..... 22
7.4 Current sense, OCP and OLP ..... 23
7.5 Latched shutdown ..... 27
7.6 Line sensing function ..... 27
7.7 Bootstrap section ..... 29
8 Package information ..... 32
8.1 DIP16 package information ..... 33
8.2 SO16N package information ..... 34
9 Revision history ..... 36

## 1 Description

The L6599A is an improved revision of the previous L6599. It is a double-ended controller specific to series-resonant half bridge topology. It provides $50 \%$ complementary duty cycle: the high-side switch and the low-side switch are driven ON/OFF $180^{\circ}$ out-of-phase for exactly the same time. Output voltage regulation is obtained by modulating the operating frequency. A fixed deadtime inserted between the turn-off of one switch and the turn-on of the other guarantees soft-switching and enables high-frequency operation.

To drive the high-side switch with the bootstrap approach, the IC incorporates a high-voltage floating structure able to withstand more than 600 V with a synchronous-driven high-voltage DMOS that replaces the external fast-recovery bootstrap diode.

The IC enables the designer to set the operating frequency range of the converter by means of an externally programmable oscillator.

At startup, to prevent uncontrolled inrush current, the switching frequency starts from a programmable maximum value and progressively decays until it reaches the steady-state value determined by the control loop. This frequency shift is non-linear to minimize output voltage overshoots; its duration is programmable as well.

At light load the IC may enter a controlled burst mode operation that keeps the converter input consumption to a minimum.
IC functions include a not-latched active-low disable input with current hysteresis useful for power sequencing or for brownout protection, a current sense input for OCP with frequency shift and delayed shutdown with automatic restart. A higher level OCP latches off the IC if the first-level protection is not sufficient to control the primary current. Their combination offers complete protection against overload and short-circuits. An additional latched disable input (DIS) allows easy implementation of OTP and/or OVP.

An interface with the PFC controller is provided that enables the pre-regulator to be switched off during fault conditions, such as OCP shutdown and DIS high, or during burst mode operation.

## 2 Block diagram

Figure 1. Block diagram


## 3 Pin connection

Figure 2. Pin connection (top view)


Table 2. Pin description

| Pin no. | Type | Function |
| :---: | :---: | :---: |
| 1 | Css | Soft-start. This pin connects an external capacitor to GND and a resistor to RFmin (pin 4) that set both the maximum oscillator frequency and the time constant for the frequency shift that occurs as the chip starts up (soft-start). An internal switch discharges this capacitor every time the chip turns off (Vcc < UVLO, LINE < 1.24 V or $>6 \mathrm{~V}$, DIS $>1.85 \mathrm{~V}$, ISEN $>1.5 \mathrm{~V}$, DELAY $>2 \mathrm{~V}$ ) to make sure it is soft-started next, and when the voltage on the current sense pin (ISEN) exceeds 0.8 V , as long as it stays above 0.75 V . |
| 2 | DELAY | Delayed shutdown upon overcurrent. A capacitor and a resistor are connected from this pin to GND to set the maximum duration of an overcurrent condition before the IC stops switching and the delay after which the IC restarts switching. Every time the voltage on the ISEN pin exceeds 0.8 V , the capacitor is charged by an internal $150 \mu \mathrm{~A}$ current generator and is slowly discharged by the external resistor. If the voltage on the pin reaches 2 V , the soft-start capacitor is completely discharged so that the switching frequency is pushed to its maximum value and the $150 \mu \mathrm{~A}$ is kept always on. As the voltage on the pin exceeds 3.5 V the IC stops switching and the internal generator is turned off, so that the voltage on the pin decays because of the external resistor. The IC is soft-restarted as the voltage drops below 0.3 V . In this way, under short-circuit conditions, the converter works intermittently with very low input average power. |
| 3 | CF | Timing capacitor. A capacitor connected from this pin to GND is charged and discharged by internal current generators programmed by the external network connected to pin 4 (RFmin) and determines the switching frequency of the converter. |
| 4 | RFmin | Minimum oscillator frequency setting. This pin provides a precise 2 V reference and a resistor connected from this pin to GND defines a current that is used to set the minimum oscillator frequency. To close the feedback loop that regulates the converter output voltage by modulating the oscillator frequency, the phototransistor of an optocoupler is connected to this pin through a resistor. The value of this resistor sets the maximum operating frequency. An R-C series connected from this pin to GND sets frequency shift at startup to prevent excessive energy inrush (soft-start). |

Table 2. Pin description (continued)

| Pin no. | Type | Function |
| :---: | :---: | :---: |
| 5 | STBY | Burst mode operation threshold. The pin senses some voltage related to the feedback control, which is compared to an internal reference ( 1.24 V ). If the voltage on the pin is lower than the reference, the IC enters an idle state and its quiescent current is reduced. The chip restarts switching as the voltage exceeds the reference by 50 mV . Soft-start is not invoked. This function realizes burst mode operation when the load falls below a level that can be programmed by properly choosing the resistor connecting the optocoupler to pin RFmin (see block diagram). Tie the pin to RFmin if burst mode is not used. |
| 6 | ISEN | Current sense input. The pin senses the primary current though a sense resistor or a capacitive divider for lossless sensing. This input is not intended for a cycle-by-cycle control; therefore the voltage signal must be filtered to get average current information. As the voltage exceeds a 0.8 V threshold (with 50 mV hysteresis), the soft-start capacitor connected to pin 1 is internally discharged: the frequency increases, so limiting the power throughput. Under output shortcircuit, this normally results in a nearly constant peak primary current. This condition is allowed for a maximum time set at pin 2 . If the current keeps on building up despite this frequency increase, a second comparator referenced at 1.5 V latches the device off and brings its consumption almost to a "before startup" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the Vcc pin goes below the UVLO threshold. Tie the pin to GND if the function is not used. |
| 7 | LINE | Line sensing input. The pin is to be connected to the high-voltage input bus with a resistor divider to perform either AC or DC (in systems with PFC) brownout protection. A voltage below 1.24 V shuts down (not latched) the IC, lowers its consumption and discharges the soft-start capacitor. IC operation is re-enabled (soft-started) as the voltage exceeds 1.24 V . The comparator is provided with current hysteresis: an internal $13 \mu \mathrm{~A}$ current generator is ON as long as the voltage applied at the pin is below 1.24 V and is OFF if this value is exceeded. Bypass the pin with a capacitor to GND to reduce noise pick-up. The voltage on the pin is top-limited by an internal Zener. Activating the Zener causes the IC to shut down (not latched). Bias the pin between 1.24 and 6 V if the function is not used. |
| 8 | DIS | Latched device shutdown. Internally, the pin connects a comparator that, when the voltage on the pin exceeds 1.85 V , shuts the IC down and brings its consumption almost to a "before startup" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the VCC pin goes below the UVLO threshold. Tie the pin to GND if the function is not used. |
| 9 | $\begin{gathered} \text { PFC_ST } \\ \text { OP } \end{gathered}$ | Open-drain ON/OFF control of PFC controller. This pin, normally open, is intended for stopping the PFC controller, for protection purposes or during burst mode operation. It goes low when the IC is shut down by DIS>1.85 V, ISEN > 1.5 V , LINE $>6 \mathrm{~V}$ and STBY $<1.24 \mathrm{~V}$. The pin is pulled low also when the voltage on the DELAY exceeds 2 V and goes back open as the voltage falls below 0.3 V . During UVLO, it is open. Leave the pin unconnected if not used. |
| 10 | GND | Chip ground. Current return for both the low-side gate-drive current and the bias current of the IC. All of the ground connections of the bias components should be tied to a track going to this pin and kept separate from any pulsed current return. |

Table 2. Pin description (continued)

| Pin no. | Type | Function |
| :---: | :---: | :--- |
| 11 | LVG | Low-side gate-drive output. The driver is capable of 0.3 A min. source and 0.8 A <br> min. sink peak current to drive the lower MOSFET of the half bridge leg. The pin <br> is actively pulled to GND during UVLO. |
| 12 | Vcc | Supply voltage of both the signal part of the IC and the low-side gate driver. <br> Sometimes a small bypass capacitor ( $0.1 \mu \mathrm{~F}$ typ.) to GND may be useful to get a <br> clean bias voltage for the signal part of the IC. |
| 13 | N.C. | High-voltage spacer. The pin is not internally connected to isolate the high- <br> voltage pin and ease compliance with safety regulations (creepage distance) on <br> the PCB. |
| 14 | OUT | High-side gate-drive floating ground. Current return for the high-side gate-drive <br> current. Layout carefully the connection of this pin to avoid too large spikes <br> below ground. |
| 15 | HVG | High-side floating gate-drive output. The driver is capable of 0.3 A min. source <br> and 0.8 A min. sink peak current to drive the upper MOSFET of the half bridge <br> leg. A resistor internally connected to pin 14 (OUT) ensures that the pin is not <br> floating during UVLO. |
| 16 | VBOOT | High-side gate-drive floating supply voltage. The bootstrap capacitor connected <br> between this pin and pin 14 (OUT) is fed by an internal synchronous bootstrap <br> diode driven in-phase with the low-side gate drive. This patented structure <br> replaces the normally used external diode. |

## 4 Electrical data

### 4.1 Absolute maximum ratings

Table 3. Absolute maximum rating

| Symbol | Pin | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BOOT }}$ | 16 | Floating supply voltage | -1 to 618 | V |
| HVG | 15 | HVG voltage | $\mathrm{V}_{\text {OUT }}-0.3$ to $\mathrm{V}_{\text {BOOT }}+0.3$ | V |
| $\mathrm{V}_{\text {OUT }}$ | 14 | Floating ground voltage | -3 up to a value included in the range $\mathrm{V}_{\text {BOOT }}-18$ and $V_{\text {BOOT }}$ | V |
| $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$ | 14 | Floating ground max. slew rate | 50 | V/ns |
| Vcc | 12 | IC supply voltage ( $\mathrm{Icc}=25 \mathrm{~mA}$ ) | Self-limited | V |
| LVG | 11 | LVG voltage | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| VPFC_STOP | 9 | Maximum voltage (pin open) | -0.3 to Vcc | V |
| IPFC_STOP | 9 | Maximum sink current (pin low) | Self-limited | A |
| $\mathrm{V}_{\text {LINEmax }}$ | 7 | Maximum pin voltage ( l in $\leq 1 \mathrm{~mA}$ ) | Self-limited | V |
| IRFmin | 4 | Maximum source current | 2 | mA |
| - | 1 to 6, 8 | Analog inputs and outputs | -0.3 to 5 | V |
| Ptot | - | Power dissipation at $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ (DIP16) | 1 | W |
| - | - | Power dissipation at $\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$ (SO16) | 0.83 | - |
| Tj | - | Junction temperature operating range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | - | Storage temperature | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: $\quad E S D$ immunity for pins 14,15 and 16 is guaranteed up to 900 V .

### 4.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{JA})}$ | Max. thermal resistance junction to ambient (DIP16) | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Max. thermal resistance junction to ambient (SO16) | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 5 Electrical characteristics

$\mathrm{T}_{\mathrm{J}}=0$ to $105^{\circ} \mathrm{C}, \mathrm{Vcc}=15 \mathrm{~V}, \mathrm{VBOOT}=15 \mathrm{~V}, \mathrm{C}_{\mathrm{HVG}}=\mathrm{C}_{\mathrm{LVG}}=1 \mathrm{nF} ; \mathrm{C}_{\mathrm{F}}=470 \mathrm{pF}$;
$R_{R F \min }=12 \mathrm{k} \Omega$; unless otherwise specified.
Table 5. Electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC supply voltage |  |  |  |  |  |  |
| Vcc | Operating range | After device turn-on | 8.85 | - | 16 | V |
| Vccon | Turn-on threshold | Voltage rising | 10 | 10.7 | 11.4 | V |
| Vccoff | Turn-off threshold | Voltage falling | 7.45 | 8.15 | 8.85 | V |
| Hys | Hysteresis | - |  | 2.55 |  | V |
| $\mathrm{V}_{\mathrm{Z}}$ | Vcc clamp voltage | Iclamp $=15 \mathrm{~mA}$ | 16 | 17 | 17.9 | V |
| Supply current |  |  |  |  |  |  |
| $\mathrm{I}_{\text {start-up }}$ | Startup current | Before device turn-on $\mathrm{Vcc}=\mathrm{Vcc} \mathrm{On}^{-}-0.2 \mathrm{~V}$ | - | 200 | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{q}}$ | Quiescent current | Device on, $\mathrm{V}_{\text {StBY }}=1 \mathrm{~V}$ | - | 1.5 | 2 | mA |
| $\mathrm{l}_{\mathrm{op}}$ | Operating current | Device on, $\mathrm{V}_{\text {STBY }}=\mathrm{V}_{\text {RFmin }}$ | - | 3.5 | 5 | mA |
| $\mathrm{I}_{\mathrm{q}}$ | Residual consumption | $\begin{aligned} & \mathrm{V}_{\text {DIS }}>1.85 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {DELAY }}>3.5 \mathrm{~V} \text { or } \mathrm{V}_{\text {LINE }}<1.24 \mathrm{~V} \text { or } \mathrm{V}_{\text {LINE }} \\ & =\mathrm{V}_{\text {clamp }} \end{aligned}$ | - | 300 | 400 | $\mu \mathrm{A}$ |
| High-side floating gate-drive supply |  |  |  |  |  |  |
| $\mathrm{I}_{\text {LKBOOT }}$ | $\mathrm{V}_{\text {BOOT }}$ pin leakage current | $\mathrm{V}_{\text {BOOT }}=580 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LKOUT }}$ | OUT pin leakage current | $\mathrm{V}_{\text {OUT }}=562 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Synchronous bootstrap diode on-resistance | $\mathrm{V}_{\mathrm{LVG}}=\mathrm{HIGH}$ | - | 150 | - | $\Omega$ |
| Overcurrent comparator |  |  |  |  |  |  |
| IISEN | Input bias current | $\mathrm{V}_{\text {ISEN }}=0$ to $\mathrm{V}_{\text {ISENdis }}$ | - | - | -1 | $\mu \mathrm{A}$ |
| $t_{\text {Leb }}$ | Leading edge blanking | After $\mathrm{V}_{\text {HVG }}$ and $\mathrm{V}_{\text {LVG }}$ low-to-high transition | - | 250 | - | ns |
| $\mathrm{V}_{\text {ISEN }}$ | Frequency shift threshold | Voltage rising ${ }^{(1)}$ | 0.77 | 0.8 | 0.83 | V |
| - | Hysteresis | Voltage falling | - | 50 | - | mV |
| $V_{\text {ISENdis }}$ | Latch-off threshold | Voltage rising ${ }^{(1)}$ | 1.45 | 1.5 | 1.55 | V |
| $\mathrm{td}_{(\mathrm{H}-\mathrm{L})}$ | Delay to output | - | - | 300 | 400 | ns |
| Line sensing |  |  |  |  |  |  |
| Vth | Threshold voltage | Voltage rising or falling ${ }^{(1)}$ | 1.2 | 1.24 | 1.28 | V |
| $\mathrm{I}_{\mathrm{Hys}}$ | Current hysteresis | $\mathrm{V}_{\text {LINE }}=1.1 \mathrm{~V}$ | 10 | 13 | 16 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {clamp }}$ | Clamp level | $\mathrm{I}_{\text {LINE }}=1 \mathrm{~mA}$ | 6 | - | 8 | V |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIS function |  |  |  |  |  |  |
| $\mathrm{I}_{\text {DIS }}$ | Input bias current | $V_{\text {DIS }}=0$ to V th | - | - | -1 | $\mu \mathrm{A}$ |
| $V$ th | Disable threshold | Voltage rising ${ }^{(1)}$ | 1.78 | 1.85 | 1.92 | V |
| Oscillator |  |  |  |  |  |  |
| D | Output duty cycle | Both HVG and LVG | 48 | 50 | 52 | \% |
| $\mathrm{f}_{\text {osc }}$ | Oscillation frequency | - | 58.2 | 60 | 61.8 | kHz |
|  |  | $\mathrm{R}_{\mathrm{RF} \text { min }}=2.7 \mathrm{k} \Omega$ | 240 | 250 | 260 |  |
| T | Deadtime | Between HVG and LVG | 0.2 | 0.3 | 0.4 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {CFp }}$ | Peak value | - | - | 3.9 | - | V |
| $\mathrm{V}_{\text {CFV }}$ | Valley value | - | - | 0.9 | - | V |
| $V_{\text {REF }}$ | Voltage reference at pin 4 | (1) | 1.93 | 2 | 2.07 | V |
|  |  | $\mathrm{I}_{\text {REF }}=-2 \mathrm{~mA}{ }^{(1)}$ | 1.93 | 2 | 2.07 |  |
| $\mathrm{K}_{\mathrm{M}}$ | Current mirroring ratio |  | - | 1 | - | A/A |
| PFC_STOP function |  |  |  |  |  |  |
| $\mathrm{I}_{\text {leak }}$ | High level leakage current | $\begin{aligned} & \mathrm{V}_{\text {PFC_STOP }}=\mathrm{VCC}, \\ & \mathrm{~V}_{\mathrm{DIS}}=0 \mathrm{~V} \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |
| RPFC_Stop | ON-state resistance | $\mathrm{I}_{\text {PFC_STOP }}=1 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{DIS}}=1.5 \mathrm{~V}$ | - | 130 | 200 | $\Omega$ |
| $\mathrm{V}_{\mathrm{L}}$ | Low saturation level | $\begin{aligned} & \text { IPFC_STOP }=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {DIS }}=1.5 \mathrm{~V} \end{aligned}$ | - | - | 0.2 | V |
| Soft-start function |  |  |  |  |  |  |
| $\mathrm{I}_{\text {leak }}$ | Open-state current | V (Css) $=2 \mathrm{~V}$ | - | - | 0.5 | $\mu \mathrm{A}$ |
| R | Discharge resistance | $\mathrm{V}_{\text {ISEN }}>\mathrm{V}_{\text {ISEN }}$ | - | 120 | - | $\Omega$ |
| Standby function |  |  |  |  |  |  |
| $\mathrm{I}_{\text {DIS }}$ | Input bias current | $\mathrm{V}_{\text {DIS }}=0$ to Vth | - | - | -1 | $\mu \mathrm{A}$ |
| Vth | Disable threshold | Voltage falling ${ }^{(1)}$ | 1.2 | 1.24 | 1.28 | V |
| Hys | Hysteresis | Voltage rising | - | 50 | - | mV |
| Delayed shutdown function |  |  |  |  |  |  |
| $\mathrm{l}_{\text {leak }}$ | Open-state current | $V($ DELAY $)=0$ | - | - | 0.5 | $\mu \mathrm{A}$ |
| ICharge | Charge current | $\begin{aligned} & \mathrm{V}_{\text {DELAY }}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {ISEN }}=0.85 \mathrm{~V} \end{aligned}$ | 100 | 150 | 200 | $\mu \mathrm{A}$ |
| Vth ${ }_{1}$ | Threshold for forced operation at max. frequency | Voltage rising ${ }^{(1)}$ | 1.98 | 2.05 | 2.12 | V |
| Vth 2 | Shutdown threshold | Voltage rising ${ }^{(1)}$ | 3.35 | 3.5 | 3.65 | V |
| Vth3 | Restart threshold | Voltage falling ${ }^{(1)}$ | 0.3 | 0.33 | 0.36 | V |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Low-side gate driver (voltages referred to GND)

| $\mathrm{V}_{\text {LVGL }}$ | Output low voltage | $\mathrm{I}_{\text {sink }}=200 \mathrm{~mA}$ | - | - | 1.5 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {LVGH }}$ | Output high voltage | $\mathrm{I}_{\text {source }}=5 \mathrm{~mA}$ | 12.8 | 13.3 |  | V |
| $\mathrm{I}_{\text {sourcepk }}$ | Peak source current | - | -0.3 | - | - | A |
| $\mathrm{I}_{\text {sinkpk }}$ | Peak sink current | - | 0.8 | - | - | A |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time | - | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | - | - | 60 | - | ns |
| - | UVLO saturation | Vcc $=0$ to Vccon, <br> $\mathrm{I}_{\text {sink }}=2 \mathrm{~mA}$ | - | - | 1.1 | V |

High-side gate driver (voltages referred to OUT)

| $\mathrm{V}_{\text {LVGL }}$ | Output low voltage | $\mathrm{I}_{\text {sink }}=200 \mathrm{~mA}$ | - | - | 1.5 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {LVGH }}$ | Output high voltage | $\mathrm{I}_{\text {source }}=5 \mathrm{~mA}$ | 12.8 | 13.3 | - | V |
| $\mathrm{I}_{\text {sourcepk }}$ | Peak source current | - | -0.3 | - | - | A |
| $\mathrm{I}_{\text {sinkpk }}$ | Peak sink current | - | 0.8 | - | - | A |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time | - | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | - | - | 60 | - | ns |
| - | HVG-OUT pull-down | - | - | 25 | - | $\mathrm{k} \Omega$ |

1. Values tracking each other.

## 6 Typical electrical performance

Figure 3. Device consumption vs. supply voltage


Figure 4. IC consumption vs. junction temperature


AM13168v1

Figure 5. V $\mathbf{C C}$ clamp voltage vs. junction temperature


Figure 6. UVLO thresholds vs. junction temperature


Figure 7. Oscillator frequency vs. junction temperature


AM13171v1

Figure 8. Deadtime vs. junction temperature


AM13172v1

Figure 9. Oscillator frequency vs. timing components


AM13173v1

Figure 11. Reference voltage vs. junction temperature


Figure 10. Oscillator ramp vs. junction temperature


Figure 12. Current mirroring ratio vs. junction temperature


Figure 13. OCP delay source current vs. junction temperature


AM13177v1

Figure 14. OCP delay thresholds vs. junction temperature


Figure 15. Standby thresholds vs. junction temperature


AM13179v1

Figure 16. Current sense thresholds vs. junction temperature


Figure 17. Line thresholds vs. junction temperature


Figure 18. Line source current vs. junction temperature


Figure 19. Latched disable threshold vs. junction temperature


## $7 \quad$ Application information

The L6599A is an advanced double-ended controller specific for resonant half bridge topology (see Figure 21). In these converters the switches (MOSFETs) of the half bridge leg are alternately switched on and off ( $180^{\circ}$ out-of-phase) for exactly the same time. This is commonly referred to as operation at " $50 \%$ duty cycle", although the real duty cycle, that is the ratio of the ON-time of either switch to the switching period, is actually less than $50 \%$. The reason is that there is an internally fixed deadtime $T_{D}$ inserted between the turn-off of either MOSFET and the turn-on of the other one, where both MOSFETs are off. This deadtime is essential in order for the converter to work correctly: it ensures soft-switching and enables high-frequency operation with high efficiency and low EMI emissions.

To perform converter output voltage regulation the device is able to operate in different modes (Figure 20), depending on the load conditions:

1. Variable frequency at heavy and medium/light load. A relaxation oscillator (see Section 7.1: Oscillator for more details) generates a symmetrical triangular waveform, which the MOSFET switching is locked to. The frequency of this waveform is related to a current that is modulated by the feedback circuitry. As a result, the tank circuit driven by the half bridge is stimulated at a frequency dictated by the feedback loop to keep the output voltage regulated, therefore exploiting its frequency-dependent transfer characteristics.
2. Burst mode control with no or very light load. When the load falls below a value, the converter enters a controlled intermittent operation, where a series of a few switching cycles at a nearly fixed frequency are spaced out by long idle periods where both MOSFETs are in OFF-state. A further load decrease is translated into longer idle periods and then in a reduction of the average switching frequency. When the converter is completely unloaded, the average switching frequency can go down even to few hundred hertz, therefore minimizing magnetizing current losses as well as all frequency-related losses and making it easier to comply with energy saving recommendations.

Figure 20. Multi-mode operation of the L6599A


Figure 21. Typical system block diagram


### 7.1 Oscillator

The oscillator is programmed externally by means of a capacitor (CF), connected from pin 3 (CF) to ground, that is alternately charged and discharged by the current defined with the network connected to pin 4 (RFmin). The pin provides an accurate 2 V reference with about 2 mA source capability and the higher the current sourced by the pin is, the higher the oscillator frequency is. The block diagram of Figure 22 shows a simplified internal circuit that explains the operation.

The network that loads the RFmin pin is generally made up of three branches:

1. A resistor RFmin connected between the pin and ground that determines the minimum operating frequency.
2. A resistor RFmax connected between the pin and the collector of the (emittergrounded) phototransistor that transfers the feedback signal from the secondary side back to the primary side; while in operation, the phototransistor modulates the current through this branch - therefore modulating the oscillator frequency - to perform output voltage regulation; the value of RFmax determines the maximum frequency the half bridge is operated at when the phototransistor is fully saturated.
3. An R-C series circuit (CSS+RSS) connected between the pin and ground that enables a frequency shift to be set up at startup (see Section 7.3: Soft-start). Note that the contribution of this branch is zero during steady-state operation.

Figure 22. Oscillator internal block diagram


The following approximate relationships hold for the minimum and the maximum oscillator frequency respectively:

Equation 1

$$
\mathrm{f}_{\min }=\frac{1}{3 \cdot \mathrm{CF} \cdot \mathrm{RF}_{\min }} \quad ; \quad \mathrm{f}_{\max }=\frac{1}{3 \cdot \mathrm{CF} \cdot\left(\mathrm{RF}_{\min } / / R F_{\max }\right)}
$$

After fixing CF in the hundred pF or in the nF (consistently with the maximum source capability of the RFmin pin and trading this off against the total consumption of the device), the value of RFmin and RFmax is selected so that the oscillator frequency is able to cover the entire range needed for regulation, from the minimum value $f_{\text {min }}$ (at minimum input voltage and maximum load) to the maximum value $f_{\max }$ (at maximum input voltage and minimum load):

## Equation 2

$$
R F_{\min }=\frac{1}{3 \cdot C F \cdot f_{\min }} \quad ; \quad R F_{\max }=\frac{R F_{\min }}{\frac{f_{\max }}{\mathrm{f}_{\min }}-1}
$$

A different selection criterion is given for RFmax in case burst mode operation at no load is used (see Section 7.2: Operation at no load or very light load).

Figure 23. Oscillator waveforms and their relationship with gate-driving signals


In Figure 23 the timing relationship between the oscillator waveform and the gate-drive signal, as well as the swinging node of the half bridge leg ( HB ), is shown. Note that the lowside gate drive is turned on while the oscillator triangle is ramping up and the high-side gate drive is turned on while the triangle is ramping down. In this way, at startup, or as the IC resumes switching during burst mode operation, the low-side MOSFET is switched on first to charge the bootstrap capacitor. As a result, the bootstrap capacitor is always charged and ready to supply the high-side floating driver.

### 7.2 Operation at no load or very light load

When the resonant half bridge is lightly loaded or not loaded at all, its switching frequency is at its maximum value. To keep the output voltage under control in these conditions and to avoid losing soft-switching, there must be some significant residual current flowing through the transformer's magnetizing inductance. This current, however, produces some associated losses that prevent converter no load consumption from achieving very low values.

To overcome this issue, the L6599A enables the designer to make the converter operate intermittently (burst mode operation), with a series of a few switching cycles spaced out by long idle periods where both MOSFETs are in OFF-state, so that the average switching frequency can be substantially reduced. As a result, the average value of the residual magnetizing current and the associated losses are considerably cut down, therefore facilitating the converter to comply with energy saving recommendations.

The L6599A can be operated in burst mode by using pin 5 (STBY): if the voltage applied to this pin falls below 1.24 V , the IC enters an idle state where both gate-drive outputs are low, the oscillator is stopped, the soft-start capacitor CSS keeps its charge and only the 2 V reference at the RFmin pin stays alive to minimize IC consumption and Vcc capacitor discharge. The IC resumes normal operation as the voltage on the pin exceeds 1.24 V by 50 mV .

To implement burst mode operation the voltage applied to the STBY pin needs to be related to the feedback loop. Figure 24 (a) shows the simplest implementation, suitable with a narrow input voltage range (e.g. when there is a PFC front-end).

Figure 24. Burst mode implementation: a) narrow input voltage range;
b) wide input voltage range


Essentially, RFmax defines the switching frequency fmax above which the L6599A enters burst mode operation. Once fmax is fixed, RFmax is found from the relationship:

## Equation 3

$$
R F_{\max }=\frac{3}{8} \frac{R F_{\min }}{\frac{f_{\max }}{f_{\min }}-1}
$$

Note that, unlike the $\mathrm{f}_{\max }$ considered in the previous section ("Section 7.1: Oscillator"), here $f_{\text {max }}$ is associated to some load Pout ${ }_{B}$ greater than the minimum one. Pout ${ }_{B}$ is such that the transformer peak currents are low enough not to cause audible noise.

Resonant converter switching frequency, however, depends also on the input voltage; therefore, in the case of quite a large input voltage range with the circuit of Figure 24a, the value of Pout ${ }_{B}$ would change considerably. In this case it is recommended to use the arrangement shown in Figure 24b, where the information on the converter input voltage is added to the voltage applied to the STBY pin. Due to the strongly non-linear relationship between switching frequency and input voltage, it is more practical to find empirically the right amount of correction $R_{A} /\left(R_{A}+R_{B}\right)$ needed to minimize the change of Pout ${ }_{B}$. Make sure to choose the total value $R_{A}+R_{B}$ much greater than $R_{C}$ to minimize the effect on the LINE pin voltage (see Section 7.6: Line sensing function).

Whichever circuit is in use, its operation can be described as follows. As the load falls below the value Pout ${ }_{B}$ the frequency tries to exceed the maximum programmed value fmax and the voltage on the STBY pin $\left(\mathrm{V}_{\text {STBY }}\right)$ goes below 1.24 V . The IC then stops with both gatedrive outputs low, so that both MOSFETs of the half bridge leg are in OFF-state. The voltage $V_{\text {STBY }}$ now increases as a result of the feedback reaction to the energy delivery stop and, as it exceeds 1.29 V , the IC restarts switching. After a while, $\mathrm{V}_{\text {StBY }}$ goes down again in response to the energy burst and stops the IC. In this way, the converter works in a burst mode fashion with a nearly constant switching frequency. A further load decrease then causes a frequency reduction, which can go down even to few hundred hertz. The timing diagram of Figure 25 illustrates this kind of operation, showing the most significant signals. A small capacitor (typically in the hundred pF) from the STBY pin to ground, placed as close to the IC as possible to reduce switching noise pick-up, helps obtain clean operation.

To help the designer meet energy saving requirements even in power-factor-corrected systems, where a PFC pre-regulator precedes the DC-DC converter, the L6599A allows that the PFC pre-regulator can be turned off during burst mode operation, therefore eliminating
the no load consumption of this stage ( 0.51 W ). There is no compliance issue in that, because EMC regulations on low-frequency harmonic emissions refer to nominal load, no limit is envisaged when the converter operates with light or no load.

To do so, the L6599A provides pin 9 (PFC_STOP): it is an open collector output, normally open, that is asserted low when the IC is idle during burst mode operation. This signal is externally used for switching off the PFC controller and the pre-regulator, as shown in Figure 26. When the L6599A is in UVLO, the pin is kept open to let the PFC controller start first.

Figure 25. Load-dependent operating modes: timing diagram


Figure 26. How the L6599A can switch off a PFC controller at light load


### 7.3 Soft-start

Generally speaking, the purpose of soft-start is to progressively increase converter power capability when it is started up, so as to avoid excessive inrush current. In resonant converters the deliverable power depends inversely on frequency, soft-start is then done by sweeping the operating frequency from an initial high value until the control loop takes over. With the L6599A converter, soft-startup is simply realized with the addition of an R-C series circuit from pin 4 (RFmin) to ground (see Figure 27, left).

Initially, the capacitor CSS is totally discharged, so that the series resistor RSS is effectively in parallel to RFmin and the resulting initial frequency is determined by RSS and RFmin only, since the optocoupler phototransistor is cut off (as long as the output voltage is not too far away from the regulated value):

## Equation 4

$$
\mathrm{f}_{\text {start }}=\frac{1}{3 \cdot \mathrm{CF} \cdot\left(\mathrm{RF}_{\min } / / \mathrm{R}_{\mathrm{SS}}\right)}
$$

The CSS capacitor is progressively charged until its voltage reaches the reference voltage $(2 \mathrm{~V})$ and, consequently, the current through RSS goes to zero. This conventionally is imposed 5 times by selecting the constants RSS•CSS. Before reaching 2 V on Css, the output voltage should be already close to the regulated value and the feedback loop already taken over, so that it is the optocoupler phototransistor to determine the operating frequency from that moment onwards.

During this frequency sweep phase the operating frequency decays following the exponential charge of $\mathrm{C}_{S S}$, that is, initially it changes relatively quickly but the rate of change gets slower and slower. This counteracts the non-linear frequency dependence of the tank circuit that makes the converter power capability change little as frequency is away from resonance and change very quickly as frequency approaches resonance frequency (see Figure 27, right)

Figure 27. Soft-start circuit (left) and power vs. frequency curve in a resonant half bridge (right)


As a result, the average input current smoothly increases, without the peaking that occurs with linear frequency sweep, and the output voltage reaches the regulated value with almost no overshoot.

Typically, $\mathrm{R}_{\mathrm{SS}}$ and $\mathrm{C}_{S S}$ are selected based on the following relationships:

## Equation 5

$$
R_{S S}=\frac{R F_{\min }}{\frac{f_{\text {start }}}{f_{\min }}-1} \quad ; \quad C_{S S}=\frac{3 \cdot 10^{-3}}{R_{S S}}
$$

where $f_{\text {start }}$ is recommended to be at least 4 times $f_{\text {min. }}$. The proposed criterion for $C_{S S}$ is quite empirical and is a compromise between an effective soft-start action and an effective OCP (see next section). Please refer to the timing diagram of Figure 27 to see some significant signals during the soft-start phase.

### 7.4 Current sense, OCP and OLP

The resonant half bridge is essentially voltage-mode controlled; therefore a current sense input only serves as an overcurrent protection (OCP).

Unlike PWM-controlled converters, where energy flow is controlled by the duty cycle of the primary switch (or switches), in a resonant half bridge the duty cycle is fixed and energy flow is controlled by its switching frequency. This impacts on the way current limitation can be realized. While in PWM-controlled converters energy flow can be limited simply by terminating switch conduction beforehand when the sensed current exceeds a preset threshold (this is commonly known as cycle-by-cycle limitation), in a resonant half bridge the switching frequency, that is, its oscillator frequency must be increased and this cannot be done as quickly as turning off a switch: it takes at least the next oscillator cycle to see the frequency change. This implies that, to have an effective increase able to change the energy flow significantly, the rate of change of the frequency must be slower than the frequency itself. This, in turn, implies that cycle-by-cycle limitation is not feasible and that, therefore, the information on the primary current fed to the current sensing input must be somehow averaged. Of course, the averaging time must not be too long to prevent the primary current from reaching too high values.

In Figure 28 a couple of current sensing methods are illustrated and are described in the following. The circuit of Figure 28a is simpler but the dissipation on the sense resistor Rs might not be negligible, damaging efficiency; the circuit of Figure 28b is more complex but virtually lossless and recommended when the efficiency target is very high.

Figure 28. Current sensing techniques: a) with sense resistor, b) "lossless", with capacitive shunt


The L6599A is equipped with a current sensing input (pin 6, ISEN) and a sophisticated overcurrent management system. The ISEN pin is internally connected to the input of a first comparator, referenced to 0.8 V , and to that of a second comparator referenced to 1.5 V . If the voltage externally applied to the pin by either circuit in Figure 28 exceeds 0.8 V , the first comparator is tripped and this causes an internal switch to be turned on and discharge the soft-start capacitor $\mathrm{C}_{\mathrm{SS}}$ (see Section 7.3: Soft-start). This quickly increases the oscillator frequency and thereby limits energy transfer. The discharge goes on until the voltage on the ISEN pin has dropped by 50 mV ; this, with an averaging time in the range of $10 / f_{\text {min }}$, ensures an effective frequency rise. Under output short-circuit, this operation results in a nearly constant peak primary current.

It is normal that the voltage on the ISEN pin may overshoot above 0.8 V ; however, if the voltage on the ISEN pin reaches 1.5 V , the second comparator is triggered, the L6599A shuts down and latches off with both the gate drive outputs and the PFC_STOP pin low, therefore turning off the entire unit. The supply voltage of the IC must be pulled below the UVLO threshold and then again above the startup level in order to restart. Such an event may occur if the soft-start capacitor $\mathrm{C}_{\mathrm{SS}}$ is too large, so that its discharge is not fast enough or in the case of transformer magnetizing inductance saturation or a shorted secondary rectifier.

In the circuit shown in Figure 28a, where a sense resistor Rs in series to the source of the low-side MOSFET is used, note the particular connection of the resonant capacitor. In this way the voltage across Rs is related to the current flowing through the high-side MOSFET and is positive most of the switching period, except for the time needed for the resonant current to reverse after the low-side MOSFET has been switched off. Assuming that the time constant of the RC filter is at least ten times the minimum switching frequency $f_{\text {min }}$, the approximate value of Rs can be found using the empirical equation:

Equation 6

$$
\mathrm{Rs}=\frac{\mathrm{Vs}_{\mathrm{pkx}}}{\mathrm{I}_{\mathrm{Crpxx}}} \approx \frac{5 \cdot 0.8}{\mathrm{I}_{\mathrm{Crpkx}}} \approx \frac{4}{\mathrm{I}_{\mathrm{Crpkx}}}
$$

where $\mathrm{I}_{\text {Crpkx }}$ is the maximum desired peak current flowing through the resonant capacitor and the primary winding of the transformer, which is related to the maximum load and the minimum input voltage.

The circuit shown in Figure 28b can be operated in two different ways. If the resistor $\mathrm{R}_{\mathrm{A}}$ in series to $C_{A}$ is small (not above some hundred $\Omega$, just to limit current spiking), the circuit operates like a capacitive current divider; $C_{A}$ is typically selected equal to $\mathrm{Cr} / 100$ or less and is a low-loss type, the sense resistor $R_{B}$ is selected as:

## Equation 7

$$
\mathrm{R}_{\mathrm{B}}=\frac{0.8 \pi}{\mathrm{I}_{\mathrm{Crpkx}}}\left(1+\frac{\mathrm{C}_{\mathrm{r}}}{\mathrm{C}_{\mathrm{A}}}\right)
$$

and $C_{B}$ is such that $R_{B} \cdot C_{B}$ is in the range of $10 / f_{\text {min }}$.
If the resistor $R_{A}$ in series to $C_{A}$ is not small (in this case it is typically selected in the ten $k \Omega$ ), the circuit operates like a divider of the ripple voltage across the resonant capacitor Cr , which, in turn, is related to its current through the reactance of Cr. Again, $\mathrm{C}_{\mathrm{A}}$ is typically selected equal to $\mathrm{Cr} / 100$ or less, not necessarily a low-loss type this time, while $\mathrm{R}_{\mathrm{B}}$ (provided it is $\ll R_{A}$ ) according to:

## Equation 8

$$
\mathrm{R}_{\mathrm{B}}=\frac{0.8 \pi}{\mathrm{I}_{\mathrm{Crpkx}}} \frac{\sqrt{\mathrm{R}_{\mathrm{A}}^{2}+\mathrm{X}_{\mathrm{C}_{\mathrm{A}}}^{2}}}{\mathrm{X}_{\mathrm{Cr}}}
$$

where the reactance of $\mathrm{C}_{\mathrm{A}}\left(\mathrm{X}_{\mathrm{CA}}\right)$ and $\mathrm{Cr}\left(\mathrm{X}_{\mathrm{Cr}}\right)$ should be calculated at the frequency where $I_{\text {Crpk }}=I_{\text {Crpkx }}$. Again, $C_{B}$ is such that $R_{B} \cdot C_{B}$ is in the range of $10 / f_{\text {min }}$.

Whichever circuit is used, the calculated values of $R$ s or $R_{B}$ should be considered just a first cut value that needs to be adjusted after experimental verification.
OCP is effective in limiting primary-to-secondary energy flow in case of an overload or an output short-circuit, but the output current through the secondary winding and rectifiers under these conditions might be so high as to endanger converter safety if continuously flowing. To prevent any damage during these conditions, it is customary to force the converter's intermittent operation, in order to bring the average output current to values such that the thermal stress for the transformer and the rectifiers can be easily handled.
With the L6599A the designer can externally program the maximum time $\mathrm{T}_{S H}$ that the converter is allowed to run overloaded or under short-circuit conditions. Overloads or shortcircuits lasting less than $T_{S H}$ do not cause any other action, therefore providing the system with immunity to short duration phenomena. If, instead, $\mathrm{T}_{\mathrm{SH}}$ is exceeded, an overload protection (OLP) procedure is activated that shuts down the L6599A and, in the case of continuous overload/short-circuit, results in continuous intermittent operation with a userdefined duty cycle.

Figure 29. Soft-start and delayed shutdown upon overcurrent timing diagram


This function is realized with pin 2 (DELAY), by means of a capacitor $\mathrm{C}_{\text {Delay }}$ and a parallel resistor $R_{\text {Delay }}$ connected to ground. As the voltage on the ISEN pin exceeds 0.8 V the first OCP comparator, in addition to discharging $\mathrm{C}_{\mathrm{SS}}$, turns on an internal current generator that sources $150 \mu$ A from the DELAY pin and charges $C_{\text {Delay }}$. During an overload/short-circuit, the OCP comparator and the internal current source is repeatedly activated and $\mathrm{C}_{\text {Delay }}$ is charged with an average current that depends essentially on the time constant of the current sense filtering circuit on $\mathrm{C}_{S S}$ and the characteristics of the resonant circuit; the discharge due to $R_{\text {Delay }}$ can be neglected, considering that the associated time constant is typically much longer.

This operation continues until the voltage on $\mathrm{C}_{\text {Delay }}$ reaches 2 V , which defines the time $\mathrm{T}_{\text {SH }}$. There is no simple relationship that links $\mathrm{T}_{\text {SH }}$ to $\mathrm{C}_{\text {Delay }}$, therefore it is more practical to determine $C_{\text {Delay }}$ experimentally. As a rough indication, with $C_{\text {Delay }}=1 \mu F, T_{S H}$ is in the order of 100 ms .

Once $\mathrm{C}_{\text {Delay }}$ is charged at 2 V the internal switch that discharges $\mathrm{C}_{S S}$ is forced low continuously regardless of the OCP comparator output, and the $150 \mu \mathrm{~A}$ current source is continuously on, until the voltage on $\mathrm{C}_{\text {Delay }}$ reaches 3.5 V . This phase lasts:

## Equation 9

$$
\mathrm{T}_{\mathrm{MP}}=10 \cdot \mathrm{C}_{\text {Delay }}
$$

with $\mathrm{T}_{\mathrm{MP}}$ expressed in ms and $\mathrm{C}_{\text {Delay }}$ in $\mu \mathrm{F}$. During this time the L6599A runs at a frequency close to $\mathrm{f}_{\text {start }}$ (see Section 7.3: Soft-start) to minimize the energy inside the resonant circuit. As the voltage on $\mathrm{C}_{\text {Delay }}$ is 3.5 V , the L6599A stops switching and the PFC_STOP pin is pulled low. Also the internal generator is turned off, so that $\mathrm{C}_{\text {Delay }}$ is now slowly discharged by $\mathrm{R}_{\text {Delay }}$. The IC restarts when the voltage on $\mathrm{C}_{\text {Delay }}$ is less than 0.3 V , which takes:

## Equation 10

$$
\mathrm{T}_{\text {STOP }}=\mathrm{R}_{\text {Delay }} \mathrm{C}_{\text {Delay }} \ln \frac{3.5}{0.3} \approx 2.5 \mathrm{R}_{\text {Delay }} \mathrm{C}_{\text {Delay }}
$$

The timing diagram of Figure 29 shows this operation. Note that, if, during Tstop, , the supply voltage of the L6599A (Vcc) falls below the UVLO threshold, the IC records the event and does not restart immediately after Vcc exceeds the startup threshold if V(DELAY) is still higher than 0.3 V . Also the PFC_STOP pin stays low as long as $\mathrm{V}(\mathrm{DELAY})$ is greater than 0.3 V . Note also that, in the case of an overload lasting less than $\mathrm{T}_{\mathrm{SH}}$, the value of $\mathrm{T}_{\mathrm{SH}}$ for the next overload is lower if they are close to one another.

### 7.5 Latched shutdown

The L6599A is equipped with a comparator having the non-inverting input externally available at pin 8 (DIS) and with the inverting input internally referenced to 1.85 V . As the voltage on the pin exceeds the internal threshold, the IC is immediately shut down and its consumption reduced to a low value. The information is latched and it is necessary to let the voltage on the VCC pin go below the UVLO threshold to reset the latch and restart the IC.

This function is useful to implement a latched overtemperature protection very easily by biasing the pin with a divider from an external reference voltage (e.g. pin 4, RFmin), where the upper resistor is an NTC physically located close to a heating element like the MOSFET, or the secondary diode or transformer.

An OVP can be implemented as well, e.g. by sensing the output voltage and transferring an overvoltage condition via an optocoupler.

### 7.6 Line sensing function

This function basically stops the IC as the input voltage to the converter falls below the specified range and lets it restart as the voltage goes back within the range. The sensed voltage can be either the rectified and filtered mains voltage, in which case the function acts as a brownout protection, or, in systems with a PFC pre-regulator front-end, the output voltage of the PFC stage, in which case the function serves as a power-on and power-off sequencing.

L6599A shutdown upon input undervoltage is accomplished by means of an internal comparator, as shown in the block diagram of Figure 30, whose non-inverting input is available at pin 7 (LINE). The comparator is internally referenced to 1.24 V and disables the IC if the voltage applied at the LINE pin is below the internal reference. Under these conditions the soft-start is discharged, the PFC_STOP pin is open and the consumption of the IC is reduced. PWM operation is re-enabled as the voltage on the pin is above the reference. The comparator is provided with current hysteresis instead of a more usual voltage hysteresis: an internal $13 \mu \mathrm{~A}$ current sink is ON as long as the voltage applied at the LINE pin is below the reference and is OFF if the voltage is above the reference.

This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider (see below). With voltage hysteresis, instead, fixing one threshold automatically fixes the other, depending on the built-in hysteresis of the comparator.

Figure 30. Line sensing function: internal block diagram and timing diagram


With reference to Figure 28, the following relationships can be established for the ON ( $\mathrm{Vin}_{\mathrm{ON}}$ ) and OFF ( $\mathrm{Vin}_{\mathrm{OFF}}$ ) thresholds of the input voltage:

## Equation 11

$$
\frac{\operatorname{Vin}_{\mathrm{ON}}-1.24}{\mathrm{R}_{\mathrm{H}}}=13 \cdot 10^{-6}+\frac{1.24}{\mathrm{R}_{\mathrm{L}}} \quad \frac{\mathrm{Vin}_{\mathrm{OFF}}-1.24}{R_{H}}=\frac{1.24}{R_{\mathrm{L}}}
$$

which, solved for $R_{H}$ and $R_{L}$, yields:
Equation 12

$$
\mathrm{R}_{\mathrm{H}}=\frac{\mathrm{Vin}_{\mathrm{ON}}-\mathrm{Vin}_{\mathrm{OFF}}}{13 \cdot 10^{-6}} ; \quad \mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{H}} \frac{1.24}{\operatorname{Vin}_{\mathrm{OFF}}-1.24}
$$

While the line undervoltage is active, the startup generator keeps on working but there is no PWM activity, therefore the Vcc voltage (if not supplied by another source) continuously oscillates between the startup and the UVLO thresholds, as shown in the timing diagram of Figure 30.

As an additional safety measure (e.g. in case the low-side resistor is open or missing, or in non-power factor corrected systems in case of abnormally high input voltage), if the voltage on the pin exceeds 7 V , the L6599A is shut down. If its supply voltage is always above the UVLO threshold, the IC restarts as the voltage falls below 7 V .

The LINE pin, while the device is operating, is a high impedance input connected to high value resistors, therefore it is prone to pick-up noise, which might alter the OFF threshold or give origin to undesired switch-off of the IC during ESD tests. It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF ) to prevent any malfunctioning of this
kind. If the function is not used, the pin must be connected to a voltage greater than 1.24 V but lower than 6 V (worst-case value of the 7 V threshold).

### 7.7 Bootstrap section

The supply of the floating high-side section is obtained by means of a bootstrap circuitry. This solution normally requires a high-voltage fast recovery diode ( $\mathrm{D}_{\mathrm{BOO}}$, Figure 31a) to charge the bootstrap capacitor $\mathrm{C}_{\text {BOOT. }}$ In the L6599A a patented integrated structure, replaces this external diode. It is realized by means of a high-voltage DMOS, working in the third quadrant and driven synchronously with the low-side driver (LVG), with a diode in series to the source, as shown in Figure 31b.

Figure 31. Bootstrap supply: a) standard circuit; b) internal bootstrap synchronous diode


The diode prevents any current being able to flow from the VBOOT pin back to Vcc, in case the supply is quickly turned off when the internal capacitor of the pump is not fully discharged. To drive the synchronous DMOS a voltage higher than the supply voltage Vcc is necessary. This voltage is obtained by means of an internal charge pump (Figure 31b).

The bootstrap structure introduces a voltage drop while recharging CBOOT (i.e. when the low-side driver is on), which increases with the operating frequency and with the size of the external Power MOSFET. It is the sum of the drop across the $R_{\text {(DS)ON }}$ and the forward drop across the series diode. At low frequency this drop is very small and can be neglected but, as the operating frequency increases, it must be taken into account. In fact, the drop reduces the amplitude of the driving signal and can significantly increase the $R_{\text {(DS)ON }}$ of the external high-side MOSFET and then its conductive loss.
This concern applies to converters designed with a high resonance frequency (indicatively, $>150 \mathrm{kHz}$ ), so that they run at high frequency also at full load. Otherwise, the converter runs at high frequency at light load, where the current flowing in the MOSFETs of the half bridge leg is low, so that, generally, an $R_{(D S) O N}$ rise is not an issue. However, it is wise to check this point anyway and the following equation is useful to compute the drop on the bootstrap driver:

## Equation 13

$$
V_{\text {Drop }}=I_{\text {charge }} R_{(D S) \text { on }}+V_{F}=\frac{Q_{g}}{T_{\text {charge }}} R_{(D S) \text { on }}+V_{F}
$$

where Qg is the gate charge of the external Power MOSFET, $\mathrm{R}_{(\mathrm{DS}) \mathrm{ON}}$ is the on-resistance of the bootstrap DMOS ( 150 W , typ.) and $\mathrm{T}_{\text {charge }}$ is the ON-time of the bootstrap driver, which equals about half the switching period minus the deadtime $T_{D}$. For example, using a MOSFET with a total gate charge of 30 nC , the drop on the bootstrap driver is about 3 V at a switching frequency of 200 kHz :

## Equation 14

$$
V_{\text {Drop }}=\frac{30 \cdot 10^{-9}}{2.5 \cdot 10^{-6}-0.27 \cdot 10^{-6}} 150+0.6=2.7 \mathrm{~V}
$$

If a significant drop on the bootstrap driver is an issue, an external ultra-fast diode can be used, therefore saving the drop on the $\mathrm{R}_{(\mathrm{DS}) \mathrm{ON}}$ of the internal DMOS.

Figure 32. Application example: 90 W AC/DC adapter using L6563H, L6599A and SRK2000A


## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

### 8.1 DIP16 package information

Figure 33. DIP16 package outline


Table 6. DIP16 package mechanical data

| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| a1 | 0.51 | - | - |
| B | 0.77 | - | 1.65 |
| b | - | 0.5 | - |
| b1 | - | 0.25 | - |
| D | - | - | 20 |
| E | - | 8.5 | - |
| e | - | 2.54 | - |
| e3 | - | 17.78 | - |
| F | - | - | 7.1 |
| I | - | - | 5.1 |
| L | - | 3.3 | - |
| Z | - | - | 1.27 |

### 8.2 SO16N package information

Figure 34. SO16N package outline


Table 7. SO16N package mechanical data

| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | - | - | 1.75 |
| A1 | 0.10 | - | 0.25 |
| A2 | 1.25 | - | - |
| b | 0.31 | - | 0.51 |
| c | 0.17 | - | 0.25 |
| D | 9.80 | 9.90 | 10.00 |
| E | 5.80 | 6.00 | 6.20 |
| E1 | 3.80 | 3.90 | 4.00 |
| e | - | 1.27 | - |
| h | 0.25 | - | 0.50 |
| L | 0.40 | - | 1.27 |
| k | 0 | - | $8^{\circ}$ |
| ccc | - | - | 0.10 |

Figure 35. SO16N recommended footprint (dimensions are in mm)


## $9 \quad$ Revision history

Table 8. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 19-Jan-2009 | 1 | Initial release |
| 25-Feb-2009 | 2 | Updated Table 5 on page 11 |
| 13-Mar-2009 | 3 | Updated data on Table 5 on page 11 under oscillator section |
| 30-Oct-2009 | 4 | Updated Table 5 on page 11 |
| 28-Sep-2010 | 5 | Added: Section 6 on page 14 |
| 10-Sep-2012 | 6 | Updated Figure 9: Oscillator frequency vs. timing components and <br> Section 8: Package information |
| 14-Jan-2013 | 7 | Updated Table 3: Absolute maximum rating on page 9 |
| 01-Jun-2017 | 8 | Updated Figure 32 on page 31 (updated title - replaced SRK2000 by <br> SRK2000A, replaced figure by new figure). <br> Minor modifications throughout document. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics - All rights reserved

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :
EVAL6482H-DISC EVAL-AD5522EBUZ EVAL-ADM1060EBZ EVAL-ADM1073MEBZ EVAL-ADM1166TQEBZ EVALADM1168LQEBZ EVAL-ADM1171EBZ EVAL-ADM1276EBZ EVB-EN5319QI EVB-EN5365QI EVB-EN6347QI EVB-EP5348UI MIC23158YML EV MIC23451-AAAYFL EV MIC5281YMME EV 124352-HMC860LP3E ADM00513 ADM8611-EVALZ ADM8612EVALZ ADM8613-EVALZ ADP1046ADC1-EVALZ ADP1055-EVALZ ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP160UJZ-REDYKIT ADP166UJ-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1754-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1876-EVALZ ADP1879-1.0-EVALZ ADP1882-1.0-EVALZ ADP1883-0.6-EVALZ ADP197CB-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.2-EVALZ ADP2102-1.875EVALZ

