L4972A

## 2A SWITCHING REGULATOR

## 1 Features

- 2A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90\% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE $5.1 \mathrm{~V} \pm 2 \%$ ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


## 2 Description

The L4972A is a stepdown monolithic power switching regulator delivering 2 A at a voltage variable from 5.1 to 40 V .

Realized with BCD mixed technology, the device

Figure 1. Packages

| PowerDIP20 (16+2+2) | SO20 |
| :---: | :---: |

Table 1. Order Codes

| Part Number | Package |
| :---: | :---: |
| L4972A | DIP20 (16+2+20) |
| L4972AD | SO20 |
| L4972AD013TR | SO20 in Tape \& Reel |

uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4972 include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip $16+2+2$ and SO20 large plastic packages and requires few external components. Efficient operation at switching frequencies up to 200 KHz allows reduction in the size and cost of external filter component.

Figure 2. Block Diagram


Rev. 3

Table 2. Pin Description

| ${ }^{\circ}$ | Pin | Function |
| :---: | :---: | :---: |
| 1 | BOOTSTRAP | A $\mathrm{C}_{\text {boot }}$ capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor. |
| 2 | RESET DELAY | A $\mathrm{C}_{d}$ capacitor connected between this terminal and ground determines the reset signal delay time. |
| 3 | RESET OUT | Open Collector Reset/power Failand the output voltages are safe. Signal Output. This output is high when the supply |
| 4 | RESET INPUT | Input of Power Fail Circuit. The threshold is 5.1 V . It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \mathrm{~K} \Omega$ resistor when power fail signal not required. |
| $\begin{gathered} 5,615, \\ 16 \end{gathered}$ | GROUND | Common Ground Terminal |
| 7 | FREQUENCY COMPENSATION | A series RC network connected between this terminal and ground determines the regulation loop gain characteristics. |
| 8 | SOFT START | Soft Start Time Constant. A capacitor is connected between the sterminal and ground to define the soft start time constant. |
| 9 | FEEDBACK INPUT | The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; It is connected via a divider for higher voltages. |
| 10 | SYNC INPUT | Multiple L4972A's are synchronized by connecting pin 10 inputs together or via an external syncr. pulse. |
| 11 | SUPPLY VOLTAGE | Unregulated Input Voltage. |
| 12, 19 | N.C. | Not Connected. |
| 13 | $\mathrm{V}_{\text {ref }}$ | $5.1 \mathrm{~V} \mathrm{~V}_{\text {ref }}$ Device Reference Voltage. |
| 14 | $\mathrm{V}_{\text {start }}$ | Internal Start-up Circuit to Drive the Power Stage. |
| 17 | OSCILLATOR | $\mathrm{R}_{\text {osc }}$. External resistor connected to ground determines the constant charging current of $\mathrm{C}_{\text {osc }}$. |
| 18 | OSCILLATOR | Cosc. External capacitor connected to ground determines (with Rosc) the switching frequency. |
| 20 | OUTPUT | Regulator Output. |

Figure 3. Pin Connection (Top view)


Table 3. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{11}$ | Input Voltage | 55 | V |
| $\mathrm{V}_{11}$ | Input Operating Voltage | 50 | V |
| $\mathrm{V}_{20}$ | Output DC Voltage <br> Output Peak Voltage at $\mathrm{t}=0.1 \mu \mathrm{~s} \mathrm{f}=200 \mathrm{kHz}$ | $\begin{aligned} & \hline-1 \\ & -5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{20}$ | Maximum Output Current | Internally Limited |  |
| V | Boostrap Voltage <br> Boostrap Operating Voltage | $\begin{gathered} 65 \\ v_{11}+15 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{4}, \mathrm{~V}_{8}$ | Input Voltage at Pins 4, 12 | 12 | V |
| $\mathrm{V}_{3}$ | Reset Output Voltage | 50 | V |
| $\mathrm{I}_{3}$ | Reset Output Sink Current | 50 | mA |
| $\begin{gathered} \mathrm{V}_{2}, \mathrm{~V}_{7}, \mathrm{~V}_{9}, \\ \mathrm{~V}_{10} \end{gathered}$ | Input Voltage at Pin 2, 7, 9, 10 | 7 | V |
| $\mathrm{I}_{2}$ | Reset Delay Sink Current | 30 | mA |
| 17 | Error Amplifier Output Sink Current | 1 | A |
| 18 | Soft Start Sink Current | 30 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {PINS }} \leq 90^{\circ} \mathrm{C}$ <br> at Tamb $=70^{\circ} \mathrm{C}$ (No copper area on PCB) | $\begin{gathered} \hline 5 / 3.75\left({ }^{*}\right) \\ \left.1.3 / 1 \text { ( }^{*}\right) \end{gathered}$ | $\begin{aligned} & \hline W \\ & w \end{aligned}$ |
| $\mathrm{T}_{\mathrm{J},} \mathrm{T}_{\text {stg }}$ | Junction and Storage Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

(*) SO-20
Table 4. Thermal Data

| Symbol | Parameter | PowerDIP | SO20 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $R_{\text {th j-pins }}$ | Thermal Resistance Junction-Pins | $\max$, | 12 | 16 |
| $R_{\text {th j-amb }}$ | Thermal Resistance Junction-ambient | $\max$, | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 3 Circuit Operation

The L4972A is a 2 A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.
The device can deliver 2 A at an output voltage adjustable from 5.1 V to 40 V and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

### 3.1 BLOCK DIAGRAM

The block diagram shows the DMOS power transistors and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1 \mathrm{~V} \pm 2 \%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.
Device turn on is around 11 V with a typical 1 V hysterysis, this threshold porvides a correct voltage for the driving stage of the DMOS gate and the hysterysis prevents instabilities.
An external bootstrap capacitor charge to 12 V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5 A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50 ns . Due to the fast commutation switching frequencies up to 200 kHz are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output
stage. An error signal is produced by comparing the output voltage with the precise $5.1 \mathrm{~V} \pm 2 \%$ on chip reference. This error signal is then compared with the sawtooth oscillator in order to generate frixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments.
The gain and stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output vol-tage of 5.1 V , higher voltages are obtained by inserting a voltage divider.
At turn on, output overcurrents are prevented by the soft start function (fig. 5). The error amplifier is initially clamped by an external capacitor, Css, and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit. The load current is sensed by a internal metal resistor connected to a comparator. When the load current exceeds a preset threshold, the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40 kHz oscillator, will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40 kHz . The Reset and Power fail diagram (fig. 7), generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by a external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5 V , the reset output goes low immediately. The reset output is an open drain.
Fig. 7A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig. 7B shows the case when the output is 5.1 V , but the supply voltage is not yet higher than the fixed threshold. The thermal protection disables circuit operation when the junction temperature reaches about $150^{\circ} \mathrm{C}$ and has a hysterysis to prevent unstable conditions.

Figure 4. Feedforward Waveform.


Figure 5. Soft Start Function.


Figure 6. Limiting Current Function.


Figure 7. Reset and Power Fail Functions


## 4 Electrical Characteristcs

## Table 5. Electrical Characteristcs

Refer to the test circuit, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R} 4=30 \mathrm{~K} \Omega, \mathrm{C} 9=2.7 \mathrm{nF}, \mathrm{fSw}=100 \mathrm{KHz}$ typ, unless otherwise specified.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}}$ | Input Volt. Range (pin 11) | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }}$ to $40 \mathrm{~V} \mathrm{I}_{0}=2 \mathrm{~A}$ (**) | 15 |  | 50 | V | 8 |
| $\mathrm{V}_{0}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \mathrm{I}_{\mathrm{o}}=1 \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 5 | 5.1 | 5.2 | V | 8 |
| $\Delta \mathrm{V}_{0}$ | Line Regulation | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{o}}=0.5 \mathrm{~A} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \end{aligned}$ |  | 12 | 30 | mV |  |
| $\Delta \mathrm{V}_{0}$ | Load Regulation | $\mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \mathrm{l} \mathrm{l}_{0}=0.5 \mathrm{~A}$ to 2 A |  | 7 | 20 | mV |  |
| $V_{d}$ | Dropout Voltage between Pin 11 and 20 | $\mathrm{I}_{0}=2 \mathrm{~A}$ |  | 0.25 | 0.4 | V |  |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Max Limiting Current | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{Vref} \text { to } 40 \mathrm{~V} \end{aligned}$ | 2.5 | 2.8 | 3.5 | A |  |
| $\eta$ | Efficiency (*) | $\begin{aligned} & \mathrm{I}_{0}=2 \mathrm{~A}, \mathrm{f}=100 \mathrm{KHz} \\ & \mathrm{~V}_{\mathrm{o}}=\mathrm{V}_{\text {ref }} \\ & \mathrm{V}_{\mathrm{o}}=12 \mathrm{~V} \end{aligned}$ | 75 | $\begin{aligned} & 85 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |  |
| SVR | Supply Voltage Ripple Rejection | $\begin{aligned} & V_{i}=2 V_{\text {RMS }} ; I_{o}=1 \mathrm{~A} \\ & \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{V}_{0}=\mathrm{V}_{\text {ref }} \end{aligned}$ | 56 | 60 |  | dB | 8 |
| f | Switching Frequency |  | 90 | 100 | 110 | KHz | 8 |
| $\Delta \mathrm{f} / \Delta \mathrm{Vi}$ | Voltage Stability of Switching Frequency | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 45 V |  | 2 | 6 | \% | 8 |
| $\Delta \mathrm{f} / \mathrm{T}_{\mathrm{j}}$ | Temperature Stability of Switching Frequency | $\mathrm{T}_{\mathrm{j}}=0$ to $125^{\circ} \mathrm{C}$ |  | 1 |  | \% | 8 |
| $\mathrm{f}_{\text {max }}$ | Maximum Operating Switching Frequency | $\begin{aligned} & V_{0}=V_{\text {ref }} R_{4}=15 \mathrm{~K} \Omega \\ & \mathrm{I}_{0}=2 \mathrm{~A} \mathrm{C9} C=2.2 \mathrm{nF} \end{aligned}$ | 200 |  |  | KHz | 8 |

(*) Only for DIP version (**) Pulse testing with a low duty cycle

| Vref SECTION (pin 13) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{13}$ | Reference Voltage |  | 5 | 5.1 | 5.2 | V | 10 |
| $\Delta \mathrm{V}_{13}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15 \mathrm{~V}$ to 50 V |  | 10 | 25 | mV | 10 |
| $\Delta \mathrm{V}_{13}$ | Load Regulation | $\mathrm{l}_{13}=0$ to 1 mA |  | 20 | 40 | mV | 10 |
| $\Delta \mathrm{V}_{13} / \Delta \mathrm{T}$ | Average Temperature Coefficient Reference Voltage | $\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 10 |
| $\mathrm{I}_{13 \text { short }}$ | Short Circuit Current Limit | $V_{13}=0$ |  | 70 |  | mA | 10 |
| $\mathrm{V}_{\text {START }}$ SECTION (pin 15) |  |  |  |  |  |  |  |
| $\mathrm{V}_{14}$ | Reference Voltage |  | 11.4 | 12 | 12.6 | V | 10 |
| $\Delta \mathrm{V}_{14}$ | Line Regulation | $\mathrm{V}_{\mathrm{i}}=15$ to 50 V |  | 0.6 | 1.4 | V | 10 |
| $\Delta \mathrm{V}_{14}$ | Load Regulation | $\mathrm{I}_{14}=0$ to 1 mA |  | 50 | 200 | mV | 10 |
| ${ }_{14}$ short | Short Circuit Current Limit | $\mathrm{V}_{15}=0 \mathrm{~V}$ |  | 80 |  | mA | 10 |
| DC CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{V}_{11 \text { on }}$ | Turn-on Threshold |  | 10 | 11 | 12 | V | 12 |
| $\mathrm{V}_{11}$ Hyst | Turn-off Hysteresys |  |  | 1 |  | V | 12 |
| $\mathrm{I}_{11 \mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{D}$ |  | 13 | 19 | mA | 12 |
| $\mathrm{I}_{110 \mathrm{Q}}$ | Operating Supply Current | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B}$ |  | 16 | 23 | mA | 12 |

Table 5. Electrical Characteristcs (continued)
Refer to the test circuit, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R} 4=30 \mathrm{~K} \Omega, \mathrm{C} 9=2.7 \mathrm{nF}$, fsw $=100 \mathrm{KHz}$ typ, unless otherwise specified.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{20 \mathrm{~L}}$ | Out Leak Current | $\mathrm{V}_{\mathrm{i}}=55 \mathrm{~V} ; \mathrm{S} 3=\mathrm{A} ; \mathrm{V}_{8}=0$ |  |  | 2 | mA | 12 |
| SOFT START (pin 8) |  |  |  |  |  |  |  |
| $\mathrm{I}_{8}$ | Soft Start Source Current | $\mathrm{V}_{8}=3 \mathrm{~V} ; \mathrm{V}_{9}=0 \mathrm{~V}$ | 80 | 115 | 150 | $\mu \mathrm{A}$ | 13 |
| $\mathrm{V}_{8}$ | Output Saturation Voltage | $\begin{aligned} & I_{8}=20 \mathrm{~mA} ; \mathrm{V}_{11}=10 \mathrm{~V} \\ & \mathrm{I}_{8}=200 \mu \mathrm{~A} ; \mathrm{V}_{11}=10 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 0.7 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ |
| ERROR AMPLIFIER |  |  |  |  |  |  |  |
| $\mathrm{V}_{7 \mathrm{H}}$ | High Level Out Voltage | $\mathrm{I}_{7}=100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C} ; \mathrm{V}_{9}=4.7 \mathrm{~V}$ | 6 |  |  | V | 14 |
| $\mathrm{V}_{7 \mathrm{~L}}$ | Low Level Out Voltage | $\mathrm{I}_{7}=100 \mu \mathrm{~A} ; \mathrm{S} 1=\mathrm{C} ; \mathrm{V}_{9}=5.3 \mathrm{~V}$ |  |  | 1.2 | V | 14 |
| 17 H | Source Output Current | $\mathrm{V}_{7}=1 \mathrm{~V} ; \mathrm{V}_{7}=4.7 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{A}$ | 14 |
| $-\mathrm{I}_{7 \mathrm{~L}}$ | Sink Output Current | $\mathrm{V}_{7}=6 \mathrm{~V} ; \mathrm{V}_{9}=5.3 \mathrm{~V}$ | 100 | 150 |  | $\mu \mathrm{A}$ | 14 |
| 19 | Input Bias Current | $\mathrm{S} 1=\mathrm{B} ; \mathrm{RS}^{\prime}=10 \mathrm{~K} \Omega$ |  | 0.4 | 3 | $\mu \mathrm{A}$ | 14 |
| Gv | DC Open Loop Gain | S1 = A; Rs= $10 \Omega$ | 60 |  |  | dB | 14 |
| SVR | Supply Voltage Rejection | $15<\mathrm{V}_{\mathrm{i}}<50 \mathrm{~V}$ | 60 | 80 |  | dB | 14 |
| Vos | Input Offset Voltage | $\mathrm{RS}=50 \Omega \mathrm{~S} 1=\mathrm{A}$ |  | 2 | 10 | mV | 14 |
| RAMP GENERATOR (pin 18) |  |  |  |  |  |  |  |
| $\mathrm{V}_{18}$ | Ramp Valley | S1 = B; S2 = B | 1.2 | 1.5 |  | V | 12 |
| $\mathrm{V}_{18}$ | Ramp Peak | $\begin{aligned} & S 1=B ; S 2=B \\ & V_{i}=15 \mathrm{~V} \\ & V_{i}=45 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |
| $\mathrm{l}_{18}$ | Min. Ramp Current | S1 $=\mathrm{A} ; \mathrm{I}_{17}=100 \mu \mathrm{~A}$ |  | 270 | 300 | $\mu \mathrm{A}$ | 12 |
| $\mathrm{I}_{18}$ | Max. Ramp Current | S1 = A; $\mathrm{I}_{17}=1 \mathrm{~mA}$ | 2.4 | 2.7 |  | mA | 12 |
| SYNC FUNCTION (pin 10) |  |  |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Low Input Voltage | $\begin{aligned} & V_{i}=15 \mathrm{~V} \text { to } 50 \mathrm{~V} ; \mathrm{V}_{8}=0 ; \\ & \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B} \end{aligned}$ | -0.3 |  | 0.9 | V | 12 |
| $\mathrm{V}_{10}$ | High Input voltage | $\mathrm{V}_{8}=0 ; \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} ; \mathrm{S} 4=\mathrm{B}$ | 2.5 |  | 5.5 | V | 12 |
| $\mathrm{I}_{10 \mathrm{~L}}$ | Sync Input Current with Low Input Voltage | $\begin{aligned} & \mathrm{V}_{10}=\mathrm{V}_{18}=0.9 \mathrm{~V} ; \mathrm{S} 4=\mathrm{B} ; \\ & \mathrm{S} 1=\mathrm{B} ; \mathrm{S} 2=\mathrm{B} \end{aligned}$ |  |  | 0.4 | mA | 12 |
| $\mathrm{I}_{10 \mathrm{H}}$ | Input Current with High Input Voltage | $\mathrm{V}_{10}=2.5 \mathrm{~V}$ |  |  | 1.5 | mA | 12 |
| $\mathrm{V}_{10}$ | Output Amplitude |  | 4 | 5 |  | V | - |
| $\mathrm{t}_{\mathrm{w}}$ | Output Pulse Width | $\mathrm{V}_{\mathrm{thr}}=2.5 \mathrm{~V}$ | 0.3 | 0.5 | 0.8 | $\mu \mathrm{s}$ | - |
| RESET AND POWER FAIL FUNCTIONS |  |  |  |  |  |  |  |
| $\mathrm{V}_{9}$ | Rising Thereshold Voltage (pin 9) | $\begin{aligned} & V_{i}=15 \text { to } 50 \mathrm{~V} \\ & V_{4}=5.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {ref }} \\ -130 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {ref }} \\ -100 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V}_{\text {ref }} \\ & -80 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ | 15 |
| $\mathrm{V}_{9 \mathrm{~F}}$ | Falling Thereshold Voltage (pin 9) | $\begin{aligned} & V_{i}=15 \text { to } 50 \mathrm{~V} \\ & V_{4}=5.3 \mathrm{~V} \end{aligned}$ | 4.77 | $\begin{gathered} \hline \mathrm{V}_{\text {ref }} \\ -200 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\text {ref }} \\ -160 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ | 15 |
| $\mathrm{V}_{2 \mathrm{H}}$ | Delay High Threshold Volt. | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=15 \text { to } 50 \mathrm{~V} \\ & \mathrm{~V}_{4}=5.3 \mathrm{~V} ; \mathrm{V}_{9}=\mathrm{V}_{13} \end{aligned}$ | 4.95 | 5.1 | 5.25 | V | 15 |
| $\mathrm{V}_{2 \mathrm{~L}}$ | Delay Low Threshold Volt. | $\mathrm{V}_{\mathrm{i}}=15$ to $50 \mathrm{~V} ; \mathrm{V}_{4}=4.7 \mathrm{~V} ; \mathrm{V}_{9}=\mathrm{V}_{13}$ | 1 | 1.1 | 1.2 | V | 15 |
| $\mathrm{I}_{2 \mathrm{SO}}$ | Delay Source Current | $\mathrm{V}_{4}=5.3 \mathrm{~V} ; \mathrm{V}_{2}=3 \mathrm{~V}$ | 30 | 60 | 80 | $\mu \mathrm{A}$ | 15 |
| $\mathrm{I}_{2 \mathrm{SI}}$ | Delay Source Sink Current | $\mathrm{V}_{4}=4.7 \mathrm{~V} ; \mathrm{V}_{2}=3 \mathrm{~V}$ | 10 |  |  | mA | 15 |
| $\mathrm{V}_{3}$ | Output Saturation Voltage | $\mathrm{I}_{3}=15 \mathrm{~mA} ; \mathrm{S} 1=\mathrm{B} \mathrm{V} 4=4.7 \mathrm{~V}$ |  |  | 0.4 | V | 15 |
| $I_{3}$ | Output Leak Current | $\mathrm{V}_{3}=50 \mathrm{~V}$; S1 = A |  |  | 100 | $\mu \mathrm{A}$ | 15 |

Table 5. Electrical Characteristcs (continued)
Refer to the test circuit, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{i}}=35 \mathrm{~V}, \mathrm{R} 4=30 \mathrm{~K} \Omega, \mathrm{C} 9=2.7 \mathrm{nF}$, fsw $=100 \mathrm{KHz}$ typ, unless otherwise specified.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit | Fig. |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{4 \mathrm{R}}$ | Rising Threshold Voltage | $\mathrm{V}_{9}=\mathrm{V}_{13}$ | 4.95 | 5.1 | 5.25 | V | 15 |
| $\mathrm{~V}_{4 \mathrm{H}}$ | Hysteresis |  | 0.4 | 0.5 | 0.6 | V | 15 |
| $\mathrm{I}_{4}$ | Input Bias Current |  |  | 1 | 3 | $\mu \mathrm{~A}$ | 15 |

Figure 8.


## TYPICAL PERFORMANCES (using evaluation board) :

$\mathrm{n}=83 \%\left(\mathrm{~V}_{\mathrm{i}}=35 \mathrm{~V} ; \mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{REF}} ; \mathrm{I}_{\mathrm{o}}=2 \mathrm{~A} ; \mathrm{f}_{\mathrm{sw}}=100 \mathrm{KHz}\right)$
$\mathrm{V}_{\mathrm{o}}$ RIPPLE $=30 \mathrm{mV}$ (at 1A)
Line regulation $=12 \mathrm{mV}\left(\mathrm{V}_{\mathrm{i}}=15\right.$ to 50 V$)$
Load regulation $=7 \mathrm{mV}$ ( $\mathrm{I}_{0}=0.5$ to 2 A )
for component values Refer to the fig. 8 (Part list).
Figure 9. Component Layout of fig. 8. Evaluation Board Available (only for DIP version)


## PART LIST

$R 1=30 K \Omega$
$R 2=10 K \Omega$
$R 3=15 K \Omega$
$R 4=30 K \Omega$
$R 5=22 \Omega$
$\mathrm{R} 6=4.7 \mathrm{~K} \Omega$
R7 = see table 6
R8 = OPTION
$\mathrm{R} 9=4.7 \mathrm{~K} \Omega$

* C1 = C2 = 1000mF 63V EYF (ROE)
$\mathrm{C} 3=\mathrm{C} 4=\mathrm{C} 5=\mathrm{C} 6=2,2 \mu \mathrm{~F} 50 \mathrm{~V}$
C7 $=390$ pF Film
C8 = 22nF MKT 1837 (ERO)
C9 = 2.7nF KP 1830 (ERO)
$\mathrm{C} 10=0.33 \mu \mathrm{~F}$ Film
C11 $=1 \mathrm{nF}$
${ }^{* *} \mathrm{C} 12=\mathrm{C} 13=\mathrm{C} 14=100 \mu \mathrm{~F} 40 \mathrm{~V}$ EKR (ROE)
C15 $=1 \mu$ F Film
D1 = STPS5L60
L1 $=150 \mu \mathrm{H}$
core 58310 MAGNETICS
45 TURNS 0.91 mm (AWG 19)
COGEMA 949181
* 2 capacitors in parallel to increase input RMS current capability.
*     * 3 capacitors in parallel to reduce total output ESR.

Table 6.

| Vo | R9 | R7 |
| :---: | :---: | :---: |
| 12 V | $4.7 \mathrm{k} \Omega$ | $6.2 \mathrm{k} \Omega$ |
| 15 V | $4.7 \mathrm{k} \Omega$ | $9.1 \mathrm{k} \Omega$ |
| 18 V | $4.7 \mathrm{k} \Omega$ | $12 \Omega$ |
| 24 V | $4.7 \mathrm{k} \Omega$ | $18 \Omega$ |

Note:
In the Test and Application Circuit for L4972D are not mounted C2, C14 and R8.

Table 7. Suggested Boostrap Capacitors

| Operating Frequency | Boostrap Cap.c10 |
| :---: | :---: |
| $\mathrm{f}=20 \mathrm{KHz}$ | $\geq 680 \mathrm{nF}$ |
| $\mathrm{f}=50 \mathrm{KHz}$ | $\geq 470 \mathrm{nF}$ |
| $\mathrm{f}=100 \mathrm{KHz}$ | $\geq 330 \mathrm{nF}$ |
| $\mathrm{f}=200 \mathrm{KHz}$ | $\geq 220 \mathrm{nF}$ |
| $\mathrm{f}=500 \mathrm{KHz}$ | $\geq 100 \mathrm{nF}$ |

Figure 10. P.C. Board and Component Layout of the Circuit of Fig. 8.


Figure 11. DC Test Circuits


Figure 12.


Figure 13.


Figure 14.


Figure 15.


Figure 16. Quiescent Drain Current vs. Supply Voltage (0\% duty cycle - see fig. 12).


Figure 17. Quiescent Drain Current vs. Junction Temperature (0\% duty cycle).


Figure 18. Quiescent Drain Current vs. Duty Cycle.


Figure 19. Reference Voltage (pin 13) vs. Vi (see fig. 11).


Figure 20. Reference Voltage (pin 13) vs. Junction Temperature (see fig. 11).


Figure 21. Reference Voltage (pin 14) vs. Vi (see fig. 11).


Figure 22. Reference Voltage (pin 14) vs. Junction Temperature (see fig. 11).


Figure 23. : Ref. Voltage 5.1V (pin 13) Supply Voltage Ripple Rejection vs. Frequency


Figure 24. Switching Frequency vs. Input Voltage (see fig. 8).


Figure 25. Switching Frequency vs. Junction Temperature (see fig. 8).


Figure 26. Switching Frequency vs. R4 (see fig.8).


Figure 27. Maximum Duty Cycle vs. Frequency.


Figure 28. Supply Voltage Ripple Rejection vs. Frequency (see fig. 8).


Figure 29. Efficiency vs. Output Voltage.


Figure 30. Line Transient Response (see fig. 8).


Figure 31. Line Transient Response (see fig. 8).


Figure 32. Dropout Voltage between Pin 11 and Pin 20 vs. Current at Pin 20.


Figure 33. .Dropout Voltage between Pin 11 and Pin 20 vs. Junction Temperature.


Figure 34. Power Dissipation (device only) vs. Input Voltage.


Figure 35. Power Dissipation (device only) vs. Input Voltage.


Figure 36. Power Dissipation (device only) vs. Output Voltage.


Figure 37. Power Dissipation (device only) vs. Output Voltage


Figure 38. Power Dissipation (device only) vs. Output Current


Figure 39. Power Dissipation (device only) vs. Output Current


Figure 40. Efficiency vs. Output Current.


Figure 41. Test PCB Thermal Characteristic.


Figure 42. Rth j-amb vs. Area on Board Heatsink (DIP 16+2+2)


Figure 43. Rth j-amb vs. Area on Board Heatsink (SO20)


Figure 44. Maximum Allowable Power Dissipation vs. $T_{a m b}$ (Powerdip)


Figure 45. Maximum Allowable Power Dissipation vs. Ambient Temperature (SO20)


Figure 46. Open Loop Frequency and Phase of Error Amplifier (see fig. 14).


Figure 47. 2A - 5.1V Low Cost Application Circuit.


Figure 48. A 5.1V/12V Multiple Supply. Note the Synchronization between the L4972A and L4970A.


L1=80uH CORE 77071-A7 MAGNETICS KOOL MU 36 TURNS diam 1.3 mm (AWG 16)

Figure 49. L4972A's Sync. Example.


Figure 50. 1A/24V Multiple Supply. Note the synchronization between the L4972A and L4962


## 5 Package Information

Figure 51. PowerDIP20 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 24.80 |  |  | 0.976 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 22.86 |  |  | 0.900 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |





Figure 52. SO20 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.35 |  | 2.65 | 0.093 |  | 0.104 |
| A1 | 0.10 |  | 0.30 | 0.004 |  | 0.012 |
| B | 0.33 |  | 0.51 | 0.013 |  | 0.200 |
| C | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| $\mathrm{D}^{(1)}$ | 12.60 |  | 13.00 | 0.496 |  | 0.512 |
| E | 7.40 |  | 7.60 | 0.291 |  | 0.299 |
| e |  | 1.27 |  |  | 0.050 |  |
| H | 10.0 |  | 10.65 | 0.394 |  | 0.419 |
| h | 0.25 |  | 0.75 | 0.010 |  | 0.030 |
| L | 0.40 |  | 1.27 | 0.016 |  | 0.050 |
| k | $0^{\circ}$ (min.), $8^{\circ}$ (max.) |  |  |  |  |  |
| ddd |  |  | 0.10 |  |  | 0.004 |

(1) "D" dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed 0.15 mm per side.
OUTLINE AND
MECHANICAL DATA

|  |
| :---: | :---: |
| SO20 |



## 6 Revision History

Table 8. Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| June 2000 | 2 | First Issue |
| May 2005 | 3 | Modified look \& feel layout. <br> Changed the name of D1 in the Part list to page 9/22. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2005 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF
NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003
XDPE132G5CG000XUMA1 MP8757GL-P MP9943AGQ-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A
U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G ISL95338IRTZ MP3416GJ-P
BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

