L6227Q

## DMOS dual full bridge driver with PWM current controller

## Features

- Operating supply voltage from 8 to 52 V
- 2.8 A output peak current (1.4 A DC)
- $R_{D S(\text { on })} 0.73 \Omega$ typ. value @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$

■ Operating frequency up to 100 kHz

- Non dissipative overcurrent protection
- Dual independent constant toff PWM current controllers
- Slow decay synchronous rectification
- Cross conduction protection
- Thermal shutdown
- Under voltage lockout
- Integrated fast free wheeling diodes


## Applications

- Bipolar stepper motor
- Dual or quad DC motor



## Description

The L6227Q is a DMOS dual full bridge designed for motor control applications, realized in BCDmultipower technology, which combines isolated DMOS power transistors with CMOS and bipolar circuits on the same chip. The device also includes two independent constant off time PWM current controllers that performs the chopping regulation. Available in VQFPN32 $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ package, the L6227Q features a non-dissipative overcurrent protection on the high side power MOSFETs and thermal shutdown.

Figure 1. Block diagram


## Contents

1 Electrical data ..... 3
1.1 Absolute maximum ratings ..... 3
1.2 Recommended operating conditions ..... 3
1.3 Thermal data ..... 4
2 Pin connection ..... 5
3 Electrical characteristics ..... 7
4 Circuit description ..... 10
4.1 Power stages and charge pump ..... 10
4.2 Logic inputs ..... 11
4.3 Truth table ..... 12
4.4 PWM current control ..... 12
4.5 Slow decay mode ..... 15
4.6 Non-dissipative overcurrent protection ..... 16
4.7 Thermal protection ..... 18
5 Application information ..... 19
6 Output current capability and IC power dissipation ..... 21
7 Thermal management ..... 22
8 Package mechanical data ..... 23
9 Order codes ..... 25
10 Revision history ..... 26

## 1 Electrical data

### 1.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply voltage | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}$ | 60 | V |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential voltage between $\mathrm{VS}_{\mathrm{A}}$, OUT1 $_{\mathrm{A}}$, OUT2 $_{\mathrm{A}}$, SENSE $_{\mathrm{A}}$ and $\mathrm{VS}_{\mathrm{B}}$, OUT1 $_{\mathrm{B}}$, OUT2 $_{\mathrm{B}}$, SENSE $_{\mathrm{B}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}=60 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SENSEA}}=\mathrm{V}_{\text {SENSEB }}=\mathrm{GND} \end{aligned}$ | 60 | V |
| $\mathrm{V}_{\text {BOOT }}$ | Bootstrap peak voltage | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}_{\mathrm{S}}+10$ | V |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {EN }}$ | Input and enable voltage range |  | -0.3 to +7 | V |
| $\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}$ | Voltage range at pins $\mathrm{V}_{\text {REFA }}$ and $V_{\text {REFB }}$ |  | -0.3 to +7 | V |
| $\mathrm{V}_{\text {RCA }}, \mathrm{V}_{\text {RCB }}$ | Voltage range at pins $\mathrm{RC}_{A}$ and $\mathrm{RC}_{B}$ |  | -0.3 to +7 | V |
| $V_{\text {SENSEA, }}$ <br> $V_{\text {SENSEB }}$ | Voltage range at pins SENSE $_{A}$ and SENSE $_{\mathrm{B}}$ |  | -1 to +4 | V |
| $\mathrm{I}_{\text {(peak) }}$ | Pulsed supply current (for each $\mathrm{V}_{\mathrm{S}}$ pin), internally limited by the overcurrent protection | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}} ; \\ & \mathrm{t}_{\mathrm{PULSE}}<1 \mathrm{~ms} \end{aligned}$ | 3.55 | A |
| Is | RMS supply current (for each $\mathrm{V}_{S}$ pin) | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}$ | 1.4 | A |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\text {OP }}$ | Storage and operating temperature range |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

### 1.2 Recommended operating conditions

Table 2. Recommended operating conditions

| Symbol | Parameter | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply voltage | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}$ | 8 | 52 | V |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential voltage between $\mathrm{VS}_{\mathrm{A}}$, OUT1 $_{\mathrm{A}}$, OUT2 $_{\mathrm{A}}$, SENSE $_{\mathrm{A}}$ and VS $_{B}$, OUT1 $_{\mathrm{B}}$, OUT2 $_{\mathrm{B}}$, SENSE $_{\mathrm{B}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}} ; \\ & \mathrm{V}_{\text {SENSEA }}=\mathrm{V}_{\text {SENSEB }} \end{aligned}$ |  | 52 | V |
| $\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}$ | Voltage range at pins $V_{\text {REFA }}$ and $V_{\text {REFB }}$ |  | -0.1 | 5 | V |
| $V_{\text {SENSEA, }}$ <br> $V_{\text {SENSEB }}$ | Voltage range at pins SENSE $_{A}$ and SENSE $_{B}$ | $\begin{aligned} & \text { (pulsed } \left.\mathrm{t}_{\mathrm{W}}<\mathrm{t}_{\mathrm{rr}}\right) \\ & \text { (DC) } \end{aligned}$ | $\begin{aligned} & -6 \\ & -1 \end{aligned}$ | $\begin{aligned} & 6 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| IOUT | RMS output current |  |  | 1.4 | A |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature |  | -25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\text {sw }}$ | Switching frequency |  |  | 100 | kHz |

### 1.3 Thermal data

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{JA})}$ | Thermal resistance junction-ambient max ${ }^{(1)}$. | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. Mounted on a double-layer FR4 PCB with a dissipating copper surface of $0.5 \mathrm{~cm}^{2}$ on the top side plus 6 $\mathrm{cm}^{2}$ ground layer connected through 18 via holes ( 9 below the IC).

## 2 Pin connection

Figure 2. Pin connection (top view)


Note: 1 The pins 2 to 8 are connected to die PAD
2 The die PAD must be connected to GND pin

Table 4. Pin description

| ${ }^{\circ}$ | Pin | Type | Function |
| :---: | :---: | :---: | :---: |
| 1,21 | GND | GND | Signal ground terminals. |
| 9 | OUT1 ${ }_{\text {B }}$ | Power output | Bridge B output 1. |
| 11 | $\mathrm{RC}_{\mathrm{B}}$ | RC pin | RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time of the bridge B. |
| 12 | $\mathrm{SENSE}_{\mathrm{B}}$ | Power supply | Bridge $B$ source pin. This pin must be connected to power ground through a sensing power resistor. |
| 13 | $\mathrm{IN1}_{\text {B }}$ | Logic input | Bridge B input 1 |
| 14 | $\mathrm{IN2}_{\text {B }}$ | Logic input | Bridge B input 2 |
| 15 | $\mathrm{VREF}_{\mathrm{B}}$ | Analog input | Bridge $B$ current controller reference voltage. Do not leave this pin open or connect to GND. |
| 16 | $\mathrm{EN}_{\text {B }}$ | Logic input ${ }^{(1)}$ | Bridge B enable. LOW logic level switches OFF all power MOSFETs of bridge B. This pin is also connected to the collector of the overcurrent and thermal protection transistor to implement over current protection. <br> If not used, it has to be connected to +5 V through a resistor. |
| 17 | VBOOT | Supply voltage | Bootstrap voltage needed for driving the upper power MOSFETs of both bridge A and Bridge B . |
| 19 | OUT2 $_{\text {B }}$ | Power output | Bridge B output 2. |
| 20 | $\mathrm{VS}_{B}$ | Power supply | Bridge $B$ power supply voltage. It must be connected to the supply voltage together with pin $\mathrm{VS}_{\mathrm{A}}$. |
| 22 | $\mathrm{VS}_{\mathrm{A}}$ | Power supply | Bridge A power supply voltage. It must be connected to the supply voltage together with pin $\mathrm{VS}_{\mathrm{B}}$. |
| 23 | OUT2 ${ }_{\text {A }}$ | Power output | Bridge A output 2. |
| 24 | VCP | Output | Charge pump oscillator output. |
| 25 | $\mathrm{EN}_{\text {A }}$ | Logic input ${ }^{(1)}$ | Bridge A enable. LOW logic level switches OFF all power MOSFETs of bridge A. This pin is also connected to the collector of the overcurrent and thermal protection transistor to implement over current protection. <br> If not used, it has to be connected to +5 V through a resistor. |
| 26 | $\mathrm{VREF}_{\mathrm{A}}$ | Analog input | Bridge A current controller reference voltage. Do not leave this pin open or connect to GND. |
| 27 | $\mathrm{IN1}_{\text {A }}$ | Logic input | Bridge A logic input 1. |
| 28 | $\mathrm{IN2}_{\mathrm{A}}$ | Logic input | Bridge A logic input 2. |
| 29 | $\mathrm{SENSE}_{\mathrm{A}}$ | Power supply | Bridge A source pin. This pin must be connected to power ground through a sensing power resistor. |
| 30 | $\mathrm{RC}_{\mathrm{A}}$ | RC pin | RC network pin. A parallel RC network connected between this pin and ground sets the current controller OFF-time of the bridge A. |
| 31 | OUT1 ${ }_{\text {A }}$ | Power output | Bridge A output 1. |

1. Also connected at the output drain of the over current and thermal protection MOSFET. Therefore, it has to be driven putting in series a resistor with a value in the range of $2.2 \mathrm{k} \Omega-180 \mathrm{k} \Omega$, recommended $100 \mathrm{k} \Omega$

## 3 Electrical characteristics

Table 5. Electrical characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Vs}=48 \mathrm{~V}\right.$, unless otherwise specified)

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {Sth(ON) }}$ | Turn-on threshold |  | 5.8 | 6.3 | 6.8 | V |
| $\mathrm{V}_{\text {Sth }}$ (OFF) | Turn-off threshold |  | 5 | 5.5 | 6 | V |
| Is | Quiescent supply current | All Bridges OFF; $\mathrm{T}_{J}=-25^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}^{(1)}$ |  | 5 | 10 | mA |
| $\mathrm{T}_{\text {J(OFF) }}$ | Thermal shutdown temperature |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Output DMOS transistors |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | High-side + low-side switch ON resistance | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ |  | 1.47 | 1.69 | $\Omega$ |
|  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}{ }^{(1)}$ |  | 2.35 | 2.7 | $\Omega$ |
| $\mathrm{I}_{\text {DSS }}$ | Leakage current | EN = Low; OUT = V ${ }_{\text {S }}$ |  |  | 2 | mA |
|  |  | EN = Low; OUT = GND | -0.3 |  |  | mA |

## Source drain diodes

| $\mathrm{V}_{\mathrm{SD}}$ | Forward ON voltage | $\mathrm{I}_{\mathrm{SD}}=1.4 \mathrm{~A}, \mathrm{EN}=\mathrm{LOW}$ |  | 1.15 | 1.3 | V |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse recovery time | $\mathrm{I}_{\mathrm{f}}=1.4 \mathrm{~A}$ |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{fr}}$ | Forward recovery time |  |  | 200 |  | ns |

## Logic input

| $\mathrm{V}_{\mathrm{IL}}$ | Low level logic input voltage |  | -0.3 |  | 0.8 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level logic input voltage |  | 2 |  | 7 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Low level logic input current | GND logic input voltage | -10 |  |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High level logic input current | 7 V logic input voltage |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {th(ON })}$ | Turn-on input threshold |  |  | 1.8 | 2.0 | V |
| $\mathrm{~V}_{\text {th(OFF) }}$ | Turn-off input threshold |  | 0.8 | 1.3 |  | V |
| $\mathrm{~V}_{\text {th(HYS) }}$ | Input threshold hysteresis |  | 0.25 | 0.5 |  | V |

## Switching characteristics

| $t_{D(\text { on }) \text { EN }}$ | Enable to out turn ON delay time ${ }^{(2)}$ | $\mathrm{l}_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load | 500 |  | 800 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {d(on) }}$ | Input to out turn ON delay time | $I_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load (dead time included) |  | 1.9 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RISE }}$ | Output rise time ${ }^{(2)}$ | $\mathrm{l}_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load | 40 |  | 250 | ns |
| $t_{\text {(off) } \mathrm{EN}}$ | Enable to out turn OFF delay time ${ }^{(2)}$ | $\mathrm{l}_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load | 500 | 800 | 1000 | ns |
| $t_{D(\text { off) }}$ IN | Input to out turn OFF delay time | $\mathrm{l}_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load | 500 | 800 | 1000 | ns |
| $\mathrm{t}_{\text {FALL }}$ | Output fall time ${ }^{(2)}$ | $\mathrm{l}_{\text {LOAD }}=1.4 \mathrm{~A}$, resistive load | 40 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{dt}}$ | Dead time protection |  | 0.5 | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{CP}}$ | Charge pump frequency | $-25^{\circ} \mathrm{C}<\mathrm{T}_{J}<125^{\circ} \mathrm{C}$ |  | 0.6 | 1 | MHz |

Table 5. Electrical characteristics (continued) $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Vs}=48 \mathrm{~V}\right.$, unless otherwise specified)

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

PWM comparator and monostable

| $\mathrm{I}_{\text {RCA }}, \mathrm{I}_{\text {RCB }}$ | Source current at pins $\mathrm{RC}_{\mathrm{A}}$ and $\mathrm{RC}_{B}$ | $\mathrm{V}_{\mathrm{RCA}}=\mathrm{V}_{\mathrm{RCB}}=2.5 \mathrm{~V}$ | 3.5 | 5.5 |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {offset }}$ | Offset voltage on sense comparator | $\mathrm{V}_{\text {REFA, }} \mathrm{V}_{\text {REFB }}=0.5 \mathrm{~V}$ |  | $\pm 5$ |  | mV |
| $\mathrm{t}_{\text {PROP }}$ | Turn OFF propagation delay ${ }^{(3)}$ |  |  | 500 |  | ns |
| $\mathrm{t}_{\text {BLANK }}$ | Internal blanking time on SENSE pins |  |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ | Minimum on time |  |  | 2.5 | 3 | $\mu \mathrm{s}$ |
| $t_{\text {OFF }}$ | PWM recirculation time | $\mathrm{R}_{\text {OFF }}=20 \mathrm{k} \Omega ; \mathrm{C}_{\text {OFF }}=1 \mathrm{nF}$ |  | 13 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {OFF }}=100 \mathrm{k}$; $\mathrm{C}_{\text {OFF }}=1 \mathrm{nF}$ |  | 61 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {BIAS }}$ | Input bias current at pins $\mathrm{VREF}_{\mathrm{A}}$ and VREF $_{B}$ |  |  |  | 10 | $\mu \mathrm{A}$ |

## Over current protection

| $\mathrm{I}_{\text {SOVER }}$ | Input supply overcurrent protection <br> threshold | $\mathrm{T}_{J}=-25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}{ }^{(1)}$ |  | 2.8 |  |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{OPDR}}$ | Open drain ON resistance | $\mathrm{I}=4 \mathrm{~mA}$ |  | 40 | 60 |
| $\mathrm{t}_{\mathrm{OCD}(\mathrm{ON})}$ | OCD turn-on delay time ${ }^{(4)}$ | $\mathrm{I}=4 \mathrm{~mA} ; \mathrm{C}_{\mathrm{EN}}<100 \mathrm{pF}$ |  | 200 | ns |
| $\mathrm{t}_{\mathrm{OCD}(\mathrm{OFF})}$ | OCD turn-off delay time ${ }^{(4)}$ | $\mathrm{I}=4 \mathrm{~mA} ; \mathrm{C}_{\mathrm{EN}}<100 \mathrm{pF}$ |  | 100 | ns |

1. Tested at $25^{\circ} \mathrm{C}$ in a restricted range and guaranteed by characterization.
2. See Figure 3 on page 9
3. Measured applying a voltage of 1 V to pin SENSE and a voltage drop from 2 V to 0 V to pin VREF.
4. See Figure 4 on page 9

Figure 3. Switching characteristic definition


Figure 4. Overcurrent detection timing definition


## 4 Circuit description

### 4.1 Power stages and charge pump

The L6227Q integrates two independent power MOS Full Bridges. Each power MOS has an $R_{\text {DS(on) }}=0.73 \Omega$ (typical value @ $25^{\circ} \mathrm{C}$ ), with intrinsic fast freewheeling diode. Cross conduction protection is achieved using a dead time ( $\mathrm{td}=1 \mu \mathrm{~s}$ typical) between the switch off and switch on of two power MOS in one leg of a bridge.
Using N-channel power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The bootstrapped (VBOOT) supply is obtained through an internal oscillator and few external components to realize a charge pump circuit as shown in Figure 5. The oscillator output (VCP) is a square wave at 600 kHz (typical) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in Table 6.

Table 6. Charge pump external components values

| Component | Value |
| :--- | :--- |
| C $_{\text {BOOT }}$ | 220 nF |
| $\mathrm{C}_{\mathrm{P}}$ | 10 nF |
| D1 | 1 N 4148 |
| D2 | 1 N 4148 |

Figure 5. Charge pump circuit


### 4.2 Logic inputs

Pins $\mathrm{IN} 1_{A}, I N 2_{B}, I N 1_{B}$ and $I N 2_{B}$ are TTL/CMOS and microcontroller compatible logic inputs. The internal structure is shown in Figure 6. Typical value for turn-on and turn-off thresholds are respectively Vthon $=1.8 \mathrm{~V}$ and V thoff $=1.3 \mathrm{~V}$.

Pins $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ have identical input structure with the exception that the drains of the Overcurrent and thermal protection MOSFETs (one for the bridge A and one for the bridge $B$ ) are also connected to these pins. Due to these connections some care needs to be taken in driving these pins. The $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ inputs may be driven in one of two configurations as shown in Figure 7 or Figure 8. If driven by an open drain (collector) structure, a pull-up resistor $R_{E N}$ and a capacitor $\mathrm{C}_{\mathrm{EN}}$ are connected as shown in Figure 7. If the driver is a standard push-pull structure the resistor $\mathrm{R}_{\mathrm{EN}}$ and the capacitor $\mathrm{C}_{\mathrm{EN}}$ are connected as shown in Figure 8. The resistor $\mathrm{R}_{\mathrm{EN}}$ should be chosen in the range from $2.2 \mathrm{k} \Omega$ to $180 \mathrm{k} \Omega$ Recommended values for $R_{E N}$ and $\mathrm{C}_{\mathrm{EN}}$ are respectively $100 \mathrm{k} \Omega$ and 5.6 nF . More information on selecting the values is found in the overcurrent protection section.

Figure 6. Logic inputs internal structure


Figure 7. $\quad \mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ pins open collector driving


Figure 8. $\quad \mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ pins push-pull driving


### 4.3 Truth table

Table 7. Truth table

| Inputs |  |  | Outputs |  | Description $^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :--- |
| EN | IN1 | IN2 | OUT1 | OUT2 |  |
| L | X $^{(2)}$ | X | High Z $^{(3)}$ | High Z | Disable |
| H | L | L | GND | GND | Brake mode (lower path) |
| H | H | L | Vs | GND (Vs) | Forward |
| H | L | H | GND (Vs) ${ }^{(4)}$ | Vs | Reverse |
| H | H | H | Vs | Vs | Brake mode (upper path) |

1. Valid only in case of load connected between OUT1 and OUT2
2. $X=$ don't care
3. High $Z=$ high impedance output
4. $\operatorname{GND}(\mathrm{Vs})=$ GND during Ton, Vs during Toff

### 4.4 PWM current control

The L6227Q includes a constant off time PWM current controller for each of the two bridges. The current control circuit senses the bridge current by sensing the voltage drop across an external sense resistor connected between the source of the two lower power MOS transistors and ground, as shown in Figure 9. As the current in the load builds up the voltage across the sense resistor increases proportionally. When the voltage drop across the sense resistor becomes greater than the voltage at the reference input $\left(\mathrm{VREF}_{\mathrm{A}}\right.$ or $\left.\mathrm{VREF}_{\mathrm{B}}\right)$ the sense comparator triggers the monostable switching the low-side MOS off. The low-side MOS remain off for the time set by the monostable and the motor current recirculates in the upper path. When the monostable times out the bridge will again turn on. Since the internal dead time, used to prevent cross conduction in the bridge, delays the turn on of the power MOS, the effective off time is the sum of the monostable time plus the dead time.

Figure 9. PWM current controller simplified schematic


Figure 10 shows the typical operating waveforms of the output current, the voltage drop across the sensing resistor, the RC pin voltage and the status of the bridge. Immediately after the low-side power MOS turns on, a high peak current flows through the sensing resistor due to the reverse recovery of the freewheeling diodes. The L6227Q provides a $1 \mu \mathrm{~s}$ blanking time $t_{\text {BLANK }}$ that inhibits the comparator output so that this current spike cannot prematurely re-trigger the monostable.

Figure 10. Output current regulation waveforms


Figure 11 shows the magnitude of the off time $t_{\text {OFF }}$ versus $C_{\text {OFF }}$ and $R_{\text {OFF }}$ values. It can be approximately calculated from the equations:

$$
\begin{aligned}
& t_{\mathrm{RCFALL}}=0.6 \cdot \mathrm{R}_{\mathrm{OFF}} \cdot \mathrm{C}_{\mathrm{OFF}} \\
& \mathrm{t}_{\mathrm{OFF}}=\mathrm{t}_{\mathrm{RCFALL}}+\mathrm{t}_{\mathrm{DT}}=0.6 \cdot \mathrm{R}_{\mathrm{OFF}} \cdot \mathrm{C}_{\mathrm{OFF}}+\mathrm{t}_{\mathrm{DT}}
\end{aligned}
$$

where $R_{\text {OFF }}$ and $C_{\text {OFF }}$ are the external component values and $t_{D T}$ is the internally generated Dead Time with:

$$
\begin{aligned}
& 20 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{OFF}} \leq 100 \mathrm{k} \Omega \\
& 0.47 \mathrm{nF} \leq \mathrm{C}_{\mathrm{OFF}} \leq 100 \mathrm{nF} \\
& \mathrm{t}_{\mathrm{DT}}=1 \mu \mathrm{~s} \text { (typical value) }
\end{aligned}
$$

Therefore:

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}=6.6 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{OFF}(\mathrm{MAX})}=6 \mathrm{~ms}
\end{aligned}
$$

These values allow a sufficient range of $t_{\text {OFF }}$ to implement the drive circuit for most motors.
The capacitor value chosen for C OFF also affects the rise time $t_{\text {RCRISE }}$ of the voltage at the pin $R_{\text {COFF }}$ The rise time $t_{\text {RCRISE }}$ will only be an issue if the capacitor is not completely charged before the next time the monostable is triggered. Therefore, the on time $t_{\mathrm{ON}}$, which depends by motors and supply parameters, has to be bigger than $t_{\text {RCRISE }}$ for allowing a good current regulation by the PWM stage. Furthermore, the on time $\mathrm{t}_{\mathrm{ON}}$ can not be smaller than the minimum on time $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$.

$$
\begin{aligned}
& \left\{\begin{array}{l}
\mathrm{t}_{\mathrm{ON}}>\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=2.5 \mu \mathrm{~s} \\
\mathrm{t}_{\mathrm{ON}}>\mathrm{t}_{\text {TCRISE }}-\mathrm{t}_{\mathrm{DT}}
\end{array}\right. \\
& \mathrm{t}_{\text {RCRISE }}=600 \cdot \mathrm{C}_{\text {OFF }}
\end{aligned}
$$

Figure 12 on page 15 shows the lower limit for the on time $t_{O N}$ for having a good PWM current regulation capacity. It has to be said that $t_{\text {ON }}$ is always bigger than $t_{O N(M I N)}$ because the device imposes this condition, but it can be smaller than $t_{\text {RCRISE }}-t_{D T}$. In this last case the device continues to work but the off time $\mathrm{t}_{\mathrm{OFF}}$ is not more constant.

So, small $\mathrm{C}_{\text {OFF }}$ value gives more flexibility for the applications (allows smaller on time and, therefore, higher switching frequency), but, the smaller is the value for $\mathrm{C}_{\text {OFF }}$ the more influential will be the noises on the circuit performance.

Figure 11. $t_{\text {OFF }}$ versus $\mathrm{C}_{\text {OFF }}$ and $\mathrm{R}_{\text {OFF }}$


Figure 12. Area where $t_{O N}$ can vary maintaining the PWM regulation


### 4.5 Slow decay mode

Figure 13 shows the operation of the bridge in the slow decay mode. At the start of the off time, the lower power MOS is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the dead time the upper power MOS is operated in the synchronous rectification mode. When the monostable times out, the lower power MOS is turned on again after some delay set by the dead time to prevent cross conduction.

Figure 13. Slow decay mode output stage configurations


### 4.6 Non-dissipative overcurrent protection

The L6227Q integrates an overcurrent detection circuit (OCD). This circuit provides protection against a short circuit to ground or between two phases of the bridge. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated. Figure 14 shows a simplified schematic of the overcurrent detection circuit.

To implement the over current detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current $\mathrm{I}_{\text {REF }}$ When the output current in one bridge reaches the detection threshold (typically 2.8 A ) the relative OCD comparator signals a fault condition. When a fault condition is detected, the EN pin is pulled below the turn off threshold (1.3 V typical) by an internal open drain MOS with a pull down capability of 4 mA . By using an external R-C on the EN pin, the off time before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs.

Figure 14. Overcurrent protection simplified schematic


Figure 15 shows the overcurrent detection operation. The disable time $t_{\text {DISABLE }}$ before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by $C_{E N}$ and $R_{E N}$ values and its magnitude is reported in Figure 16. The delay time $t_{\text {DELAY }}$ before turning off the bridge when an overcurrent has been detected depends only by $\mathrm{C}_{\mathrm{EN}}$ value. Its magnitude is reported in Figure 17.
$\mathrm{C}_{\mathrm{EN}}$ is also used for providing immunity to pin EN against fast transient noises. Therefore the value of $\mathrm{C}_{\mathrm{EN}}$ should be chosen as big as possible according to the maximum tolerable delay time and the $R_{E N}$ value should be chosen according to the desired disable time.

The resistor $R_{E N}$ should be chosen in the range from $2.2 \mathrm{k} \Omega$ to $180 \mathrm{k} \Omega$ Recommended values for $R_{E N}$ and $C_{E N}$ are respectively $100 \mathrm{k} \Omega$ and 5.6 nF that allow obtaining $200 \mu \mathrm{~s}$ disable time.

Figure 15. Overcurrent protection waveforms


Figure 16. $t_{\text {DISABLE }}$ versus $C_{E N}$ and $R_{E N}\left(V_{D D}=5 \mathrm{~V}\right)$


Figure 17. $\mathrm{t}_{\mathrm{DELA}}$ versus $\mathrm{C}_{\mathrm{EN}}\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$


### 4.7 Thermal protection

In addition to the ovecurrent protection, the L6227Q integrates a thermal protection for preventing the device destruction in case of junction over temperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switch-off when the junction temperature reaches $165{ }^{\circ} \mathrm{C}$ (typ. value) with $15{ }^{\circ} \mathrm{C}$ hysteresis (typ. value).

## 5 Application information

A typical application using L6227Q is shown in Figure 18. Typical component values for the application are shown in Table 8. A high quality ceramic capacitor in the range of 100 to 200 nF should be placed between the power pins $\left(\mathrm{VS}_{\mathrm{A}}\right.$ and $\left.\mathrm{VS}_{\mathrm{B}}\right)$ and ground near the L6227Q to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the EN $A$ and $E N_{B}$ inputs to ground set the shut down time for the bridge $A$ and bridge $B$ respectively when an over current is detected (see overcurrent protection). The two current sensing inputs $\left(\right.$ SENSE $_{A}$ and SENSE $_{B}$ ) should be connected to the sensing resistors with a trace length as short as possible in the layout. The sense resistors should be non-inductive resistors to minimize the dl/dt transients across the resistor. To increase noise immunity, unused logic pins (except $E N_{A}$ and $E N_{B}$ ) are best connected to 5 V (high logic level) or GND (low logic level) (see pin description). It is recommended to keep power ground and signal ground separated on PCB.

Table 8. Component values for typical application

| Component | Value |
| :---: | :---: |
| $\mathrm{C}_{1}$ | $100 \mu \mathrm{~F}$ |
| $\mathrm{C}_{2}$ | 100 nF |
| $\mathrm{C}_{\mathrm{A}}$ | 1 nF |
| $\mathrm{C}_{\mathrm{B}}$ | 1 nF |
| $\mathrm{C}_{\text {BOOT }}$ | 220 nF |
| $\mathrm{C}_{\mathrm{P}}$ | 10 nF |
| $\mathrm{C}_{\text {ENA }}$ | 5.6 nF |
| $\mathrm{C}_{\text {ENB }}$ | 5.6 nF |
| $\mathrm{C}_{\text {REFA }}$ | 68 nF |
| $\mathrm{C}_{\text {REFB }}$ | 68 nF |
| $\mathrm{D}_{1}$ | 1 N 4148 |
| $\mathrm{D}_{2}$ | 1 N 4148 |
| $\mathrm{R}_{\mathrm{A}}$ | $39 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{B}}$ | $39 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {ENA }}$ | $100 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {ENB }}$ | $100 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {SENSEA }}$ | $0.6 \Omega$ |
| $\mathrm{R}_{\text {SENSEB }}$ | $0.6 \Omega$ |
|  |  |

Figure 18. Typical application


Note: $\quad$ To reduce the IC thermal resistance, therefore improve the dissipation path, the NC pins can be connected to GND.

## 6 <br> Output current capability and IC power dissipation

In Figure 19 and Figure 20 are shown the approximate relation between the output current and the IC power dissipation using PWM current control driving two loads, for two different driving types:

- One full bridge ON at a time (Figure 19) in which only one load at a time is energized.
- Two full bridges ON at the same time (Figure 20) in which two loads at the same time are energized.
For a given output current and driving type the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature ( $125{ }^{\circ} \mathrm{C}$ maximum).

Figure 19. IC power dissipation vs output current with one full bridge ON at a time


Figure 20. IC power dissipation versus output current with two full bridges ON at the same time


## $7 \quad$ Thermal management

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be delivered by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB, the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. For instance, using a VFQFPN32L $5 \times 5$ package the typical Rth(JA) is about $42^{\circ} \mathrm{C} / \mathrm{W}$ when mounted on a double-layer FR4 PCB with a dissipating copper surface of $0.5 \mathrm{~cm}^{2}$ on the top side plus $6 \mathrm{~cm}^{2}$ ground layer connected through 18 via holes ( 9 below the IC).

## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

Table 9. VFQFPN32 5x5x1.0 pitch 0.50

| Dim. | Databook (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |
| A | 0.80 | 0.85 | 0.95 |
| b | 0.18 | 0.25 | 0.30 |
| b1 | 0.165 | 0.175 | 0.185 |
| D | 4.85 | 5.00 | 5.15 |
| D2 | 3.00 | 3.10 | 3.20 |
| D3 | 1.10 | 1.20 | 1.30 |
| E | 4.85 | 5.00 | 5.15 |
| E2 | 4.20 | 4.30 | 4.40 |
| E3 | 0.60 | 0.70 | 0.80 |
| e |  | 0.50 | 0.50 |
| L | 0.30 | 0.40 | 0.08 |
| ddd |  |  |  |

Note: 1 VFQFPN stands for thermally enhanced very thin profile fine pitch quad flat package no lead. Very thin profile: $0.80<A=1.00 \mathrm{~mm}$.
2 Details of terminal 1 are optional but must be located on the top surface of the package by using either a mold or marked features.

Figure 21. Package dimensions


## $9 \quad$ Order codes

Table 10. Order code

| Order code | Package | Packaging |
| :---: | :---: | :---: |
| L6227Q | VFQFPN32 $5 \times 5 \times 1.0 \mathrm{~mm}$ | Tube |

## 10 Revision history

Table 11. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 07-Dec-2007 | 1 | First release |
| 10-Jun-2008 | 2 | Updated: Figure 18 on page 20 <br> Added: Note 1 on page 4 |
| 28-Jan-2009 | 3 | Updated value in Table 3: Thermal data on page 4 |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :

```
00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-
1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24
00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-
RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000 01312
0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P}\mathrm{ 6131-
220-21149P 6131-260-2358P 6131-265-11149P CS1HCPU63
```

