## Features

- Input voltage range from 1.8 V to 18 V
- Supply voltage range from 4.5 V to 18 V

■ Adjustable output voltage down to 0.6 V with $\pm 0.8 \%$ accuracy over line voltage and temperature $\left(0^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}\right)$
■ Fixed frequency voltage mode control
■ $0 \%$ to $100 \%$ duty cycle
■ External input voltage reference

- Soft-start and inhibit
- Bootstrap anti-discharging system

■ High current embedded drivers

- Predictive anti-cross conduction control
- Programmable high-side and low-side $\mathrm{R}_{\mathrm{DS}(o n)}$ sense over-current-protection
- Sink current capability

■ Selectable switching frequency $250 \mathrm{KHz} /$ 500 KHz

■ Power good and synch available with L6725A

- Pre-bias start up capability
- Over voltage protection

■ Thermal shut-down
■ Package: SO16N


## Applications

- Low voltage distributed DC-DC

■ Graphic cards

Table 1. Device summary

| Order codes | Package | Packing |
| :---: | :---: | :---: |
| L6725 | SO16N | Tube |
| L6725TR | SO16N | Tape \& Reel |
| L6725A | SO16N | Tube |
| L6725ATR | SO16N | Tape \& Reel |

## Contents

1 Summary description ..... 4
1.1 Functional description ..... 4
2 Electrical data ..... 5
2.1 Maximum rating ..... 5
2.2 Thermal data ..... 5
3 Pin connections and functions ..... 6
4 Electrical characteristics ..... 8
5 Device description ..... 10
5.1 Oscillator ..... 10
5.2 Internal LDO ..... 10
5.3 Bypassing the LDO to avoid the voltage drop with low Vcc ..... 11
5.4 Internal and external references ..... 11
5.5 Error amplifier ..... 12
5.6 Soft start ..... 12
5.7 Driver section ..... 14
5.8 Monitoring and protections ..... 14
5.9 Hiccup mode ..... 15
5.10 Thermal shutdown ..... 15
5.11 Synchronization ..... 16
5.12 Bootstrap anti-discharging system ..... 17
5.12.1 Fan's power supply ..... 17
6 Application details ..... 18
6.1 Inductor design ..... 18
6.2 Output capacitors ..... 19
6.3 Input capacitors ..... 19
6.4 Compensation network ..... 20
7 L6725 demoboard ..... 22
7.1 20A board description ..... 22
7.2 5A board description ..... 26
8 Package mechanical data ..... 29
9 Revision history ..... 31

## 1 Summary description

The device is a flexible high performance PWM buck controller dedicated for low voltage distributed DC-DC. The input voltage can range from 1.8 V to 18 V , while the supply voltage can range from 4.5 V to 18 V . The output voltage is adjustable down to 0.6 V .

High peak current gate drivers provide for fast switching to the external power section, and the output current can be in excess of 20A. The device is capable to manage minimum on-times ( $T_{\mathrm{ON}}$ ) shorter than 100ns making possible conversions with very low duty cycle and very high switching frequency. In order to guarantee a real overcurrent protection, also with very narrow $\mathrm{T}_{\mathrm{ON}}$, the current sense is realized both on the high-side and low-side MOSFETs. When necessary, two different current limit protections can be externally set through an external resistor. The device can sink current after the soft-start phase while, during the soft-start, the sink mode capability is disabled in order to allow a proper start-up also in pre-biased output voltage conditions. Other features are over-voltage-protection and thermal shutdown.

### 1.1 Functional description

Figure 1. Block diagram


## 2 Electrical data

### 2.1 Maximum rating

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ to GND and PGND, OCH | -0.3 to 20 | V |
| $\mathrm{V}_{\text {BOOT }}$ - $\mathrm{V}_{\text {PHASE }}$ | Boot voltage | 0 to 6 | 1 |
| $\mathrm{V}_{\text {HGATE }}$ - $\mathrm{V}_{\text {PHASE }}$ |  | 0 to $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {PHASE }}$ | V |
| $\mathrm{V}_{\text {BOOT }}$ | BOOT | -0.3 to 26 | V |
| $V_{\text {PHASE }}$ | PHASE | -1 to 20 | V |
|  | PHASE Spike, transient $<50 \mathrm{~ns}$ ( $\mathrm{F}_{\text {SW }}=500 \mathrm{KHz}$ ) | -3 |  |
|  |  | +24 |  |
|  | SS, FB, EAREF, OCL, LGATE, COMP, $\mathrm{V}_{\text {CCDR }}$ | -0.3 to 6 | V |
| OCH Pin | Maximum withstanding voltage range <br> Test Condition: CDF-AEC-Q100-002 "Human Body Model" <br> Acceptance Criteria: "Normal Performance" | $\pm 1500$ | V |
| OTHER PINS |  | $\pm 2000$ |  |

### 2.2 Thermal data

Table 3. Thermal data

| Symbol | Description | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}{ }^{(1)}$ | Max. thermal resistance junction to ambient | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction operating temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

1. Package mounted on demoboard

## 3 Pin connections and functions

Figure 2. Pins connection (top view)


Table 4. Pin functions

| Pin $\mathrm{n}^{\circ}$ | Name | Function |
| :---: | :---: | :---: |
| 1 | COMP | This pin is connected to the error amplifier output and is used to compensate the voltage control feedback loop. |
| 2 | SS/INH | The soft-start time is programmed connecting an external capacitor from this pin to GND. The internal current generator forces a current of $10 \mu \mathrm{~A}$ through the capacitor. When the voltage at this pin is lower than 0.5 V the device is disabled. |
| 3 | EAREF | By setting the voltage at this pin is possible to select the internal/external reference and the switching frequency: <br> $\mathrm{V}_{\text {EAREF }} 0-80 \%$ of $\mathrm{V}_{\text {CCDR }}->$ External Reference $/ \mathrm{F}_{\text {SW }}=250 \mathrm{KHz}$ <br> $V_{\text {EAREF }}=80 \%-95 \%$ of $V_{\text {CCDR }}->V_{\text {REF }}=0.6 \mathrm{~V} / \mathrm{F}_{\text {SW }}=500 \mathrm{KHz}$ <br> $V_{\text {EAREF }}=95 \%-100 \%$ of $V_{\text {CCDR }}->V_{\text {REF }}=0.6 \mathrm{~V} / \mathrm{F}_{\text {SW }}=250 \mathrm{KHz}$ <br> An internal clamp limits the maximum $V_{\text {EAREF }}$ at 2.5 V (typ.). The device captures the analog value present at this pin at the start-up when $\mathrm{V}_{\mathrm{CC}}$ meets the UVLO threshold. |
| 4 | OCL | A resistor connected from this pin to ground sets the valley-current-limit. The valley current is sensed through the low-side MOSFET(s). The internal current generator sources a current of $100 \mu \mathrm{~A}\left(\mathrm{l}_{\mathrm{OCL}}\right)$ from this pin to ground through the external resistor $\left(R_{\mathrm{OCL}}\right)$. The over-current threshold is given by the following equation: $\mathrm{I}_{\mathrm{VALLEY}}=\frac{\mathrm{I}_{\mathrm{OCL}} \cdot \mathrm{R}_{\mathrm{OCL}}}{2 \cdot \mathrm{R}_{\mathrm{DSonLS}}}$ |

Table 4. Pin functions

| Pin ${ }^{\circ}$ | Name | Function |
| :---: | :---: | :---: |
| 5 | OCH | A resistor connected from this pin and the high-side MOSFET(s) drain sets the peak-current-limit. The peak current is sensed through the high-side MOSFET(s). The internal $100 \mu \mathrm{~A}$ current generator ( $\mathrm{l}_{\mathrm{OCH}}$ ) sinks a current from the drain through the external resistor $\left(\mathrm{R}_{\mathrm{OCH}}\right)$. The over-current threshold is given by the following equation: $\mathrm{I}_{\mathrm{PEAK}}=\frac{\mathrm{I}_{\mathrm{OCH}} \cdot \mathrm{R}_{\mathrm{OCH}}}{\mathrm{R}_{\mathrm{DSonHS}}}$ |
| 6 | PHASE | This pin is connected to the source of the high-side MOSFET(s) and provides the return path for the high-side driver. This pin monitors the drop across both the upper and lower MOSFET(s) for the current limit together with OCH and OCL. |
| 7 | HGATE | This pin is connected to the high-side MOSFET(s) gate. |
| 8 | BOOT | Through this pin is supplied the high-side driver. Connect a capacitor from this pin to the PHASE pin and a diode from $\mathrm{V}_{\mathrm{CCDR}}$ to this pin (cathode versus BOOT). |
| 9 | PGND | This pin has to be connected closely to the low-side MOSFET(s) source in order to reduce the noise injection into the device. |
| 10 | LGATE | This pin is connected to the low-side MOSFET(s) gate. |
| 11 | $\mathrm{V}_{\text {CCDR }}$ | 5 V internally regulated voltage. It is used to supply the internal drivers. Filter it to ground with a 1uF ceramic cap. |
| 12 | $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage pin. The operative supply voltage range is from 4.5 V to 14 V . |
| 13 | $\begin{aligned} & \text { PGOOD } \\ & \text { (L6725A) } \\ & \text { N.C. } \\ & (\text { L6725) } \end{aligned}$ | In L6725 this pin is N.C. With L6725A this pin is an open collector output and it is pulled low if the output voltage is not within the specified thresholds ( $90 \%-110 \%$ ). If not used it may be left floating. Pull-up this pin to $\mathrm{V}_{\text {CCDR }}$ with a 10 K resistor to obtain a logical signal. |
| 14 | $\begin{gathered} \text { SYNCH } \\ \text { (L6725A) } \\ \text { N.C. } \\ (\text { L6725) } \end{gathered}$ | In L6725 this pin is N.C. With L6725A it is a Master-Slave pin. Two or more devices can be synchronized by simply <br> connecting the SYNCH pins together. The device operating with the highest FSW will be the Master. The Slave devices will operate with $180^{\circ}$ phase shift from the Master. The best way to synchronize devices together is to set their FSW at the same value. If it is not used the SYNCH pin can be left floating. |
| 15 | SGND | All the internal references are referred to this pin. |
| 16 | FB | This pin is connected to the error amplifier inverting input. Connect it to $\mathrm{V}_{\text {OUT }}$ through the compensation network. This pin is also used to sense the output voltage in order to manage the over voltage protection. |

## 4 Electrical characteristics

$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
Table 5. Electrical characteristics

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ supply current |  |  |  |  |  |  |
| $I_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ Stand by current | SS to GND |  | 7 | 9 | mA |
|  | $\mathrm{V}_{\text {CC }}$ quiescent current | HG = open, LG = open, PH=open |  | 8.5 | 10 |  |
| Power-ON |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Turn-ON $\mathrm{V}_{\mathrm{CC}}$ threshold | $\mathrm{V}_{\mathrm{OCH}}=1.7 \mathrm{~V}$ | 4.0 | 4.2 | 4.4 | V |
|  | Turn-OFF $\mathrm{V}_{\text {CC }}$ threshold | $\mathrm{V}_{\mathrm{OCH}}=1.7 \mathrm{~V}$ | 3.6 | 3.8 | 4.0 | V |
| $\mathrm{V}_{\text {IN OK }}$ | Turn-ON $\mathrm{V}_{\mathrm{OCH}}$ threshold |  | 1.1 | 1.25 | 1.47 | V |
|  | Turn-OFF $\mathrm{V}_{\text {OCH }}$ threshold |  | 0.9 | 1.05 | 1.27 | V |
| $\mathrm{V}_{\text {CCDR }}$ Regulation |  |  |  |  |  |  |
|  | $\mathrm{V}_{\text {CCDR }}$ voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{DR}}=1 \mathrm{~mA} \text { to } 100 \mathrm{~mA} \end{aligned}$ | 4.5 | 5 | 5.5 | V |
| Soft Start and Inhibit |  |  |  |  |  |  |
| $I_{\text {SS }}$ | Soft Start Current | SS $=2 \mathrm{~V}$ | 7 | 10 | 13 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{SS}=0$ to 0.5 V | 20 | 30 | 45 |  |
| Oscillator |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Osc }}$ | Accuracy |  | 237 | 250 | 263 | KHz |
|  |  |  | 450 | 500 | 550 | KHz |
| $\Delta \mathrm{V}_{\text {OSC }}$ | Ramp Amplitude |  |  | 2.1 |  | V |
| Output Voltage |  |  |  |  |  |  |
| $V_{\text {FB }}$ | Output Voltage |  | 0.597 | 0.6 | 0.603 | V |

Table 5. Electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier |  |  |  |  |  |  |
| $\mathrm{R}_{\text {EAREF }}$ | EAREF Input Resistance | Vs. GND | 70 | 100 | 150 | $\mathrm{k} \Omega$ |
| $\mathrm{I}_{\text {FB }}$ | I.I. bias current | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 0.290 | 0.5 | $\mu \mathrm{A}$ |
| Ext Ref Clamp |  |  | 2.3 |  |  | V |
| V ${ }_{\text {OFFSET }}$ | Error amplifier offset | $\mathrm{Vref}=0.6 \mathrm{~V}$ | -5 |  | +5 | mV |
| $\mathrm{G}_{V}$ | Open Loop Voltage Gain | Guaranteed by design |  | 100 |  | dB |
| GBWP | Gain-Bandwidth Product | Guaranteed by design |  | 10 |  | MHz |
| SR | Slew-Rate | $C O M P=10 \mathrm{pF}$ <br> Guaranteed by design |  | 5 |  | V/ $\mu \mathrm{s}$ |
| Gate drivers |  |  |  |  |  |  |
| $\mathrm{R}_{\text {HGATE_ON }}$ | High Side Source Resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {PHASE }}=5 \mathrm{~V}$ |  | 1.7 |  | $\Omega$ |
| R HGATE_OFF | High Side Sink Resistance | $\mathrm{V}_{\text {BOOT }}-\mathrm{V}_{\text {PHASE }}=5 \mathrm{~V}$ |  | 1.12 |  | $\Omega$ |
| RLGATE_ON | Low Side Source Resistance | $\mathrm{V}_{\text {CCDR }}=5 \mathrm{~V}$ |  | 1.15 |  | $\Omega$ |
| RLGATE_OFF | Low Side Sink Resistance | $\mathrm{V}_{\text {CCDR }}=5 \mathrm{~V}$ |  | 0.6 |  | $\Omega$ |
| Protections |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{OCH}}$ | OCH Current Source | $\mathrm{V}_{\mathrm{OCH}}=1.7 \mathrm{~V}$ | 90 | 100 | 110 | $\mu \mathrm{A}$ |
| locL | OCL Current Source |  | 90 | 100 | 110 | $\mu \mathrm{A}$ |
| OVP | Over Voltage Trip$\left(\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {EAREF }}\right)$ | $V_{\text {FB }}$ Rising $V_{\text {EAREF }}=0.6 \mathrm{~V}$ |  | 120 |  | \% |
|  |  | $V_{F B}$ Falling <br> $V_{\text {EAREF }}=0.6 \mathrm{~V}$ |  | 117 |  | \% |

## 5 Device description

The controller provides complete control logic and protection for flexible and cost-effective DCDC converters. It is designed to drive N -Channel MOSFETs in a synchronous rectified buck topology. The output voltage of the converter can be precisely regulated down to 600 mV with a maximum tolerance of $\pm 0.8 \%$, when the internal reference is used. The device allows also using an external reference ( 0 V to 2.5 V ) for the regulation. The device provides voltage-mode control. The switching frequency can be set at two different values: 250 KHz or 500 KHz . The error amplifier features a 10 MHz gain-bandwidth-product and $5 \mathrm{~V} / \mu$ s slew-rate that permits to realize high converter bandwidth for fast transient response. The PWM duty cycle can range from $0 \%$ to $100 \%$. The device protects against over current conditions providing a constant-current-protection during the soft-start phase and entering in HICCUP mode in all the other conditions. The device monitors the current by using the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of both the high-side and lowside MOSFET(s), eliminating the need for a current sensing resistor and guaranteeing an effective over-current-protection in all the application conditions. Other features are over-voltage-protection and thermal shutdown. The device is available in SO16N package.

### 5.1 Oscillator

The switching frequency can be fixed to two values: 250 KHz or 500 KHz by setting the proper voltage at the EAREF pin (see Table 4. Pins function and section 4.3 Internal and external reference).

### 5.2 Internal LDO

An internal LDO supplies the internal circuitry of the device. The input of this stage is the $\mathrm{V}_{\mathrm{CC}}$ pin and the output ( 5 V ) is the $\mathrm{V}_{\text {CCDR }}$ pin. The LDO can be by-passed, providing directly a 5 V voltage to $\mathrm{V}_{\text {CCDR }}$. In this case $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCDR}}$ pins must be shorted together as shown in Figure 3. $\mathrm{V}_{\mathrm{CCDR}}$ pin must be filtered with a 1 uF capacitor to sustain the internal LDO during the recharge of the bootstrap capacitor.

### 5.3 Bypassing the LDO to avoid the voltage drop with low Vcc

If $\mathrm{V}_{\mathrm{CC}} \approx 5 \mathrm{~V}$ the internal LDO works in dropout with an output resistance of about $1 \Omega$. The maximum LDO output current is about 100 mA and so the output voltage drop is 100 mV , to avoid this the LDO can be bypassed.

Figure 3. Bypassing the LDO


### 5.4 Internal and external references

It is possible to set the internal/external reference and the switching frequency by setting the proper voltage at the EAREF pin. The maximum value of the external reference depends on the $\mathrm{V}_{\mathrm{CC}}$ : with $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ the clamp operates at about 2 V (typ.), while with $\mathrm{V}_{\mathrm{CC}}$ greater than 5 V the maximum external reference is 2.5 V (typ.).

- $V_{\text {EAREF }}$ from $0 \%$ to $80 \%$ of $\mathrm{V}_{\text {CCDR }}->$ External reference/Fsw $=250 \mathrm{KHz}$
- $V_{\text {EAREF }}$ from $80 \%$ to $95 \%$ of $V_{C C D R}->V_{\text {REF }}=0.6 \mathrm{~V} / \mathrm{Fsw}=500 \mathrm{KHz}$
- $V_{\text {EAREF }}$ from $95 \%$ to $100 \%$ of $V_{\text {CCDR }}->V_{\text {REF }}=0.6 \mathrm{~V} / \mathrm{Fsw}=250 \mathrm{KHz}$

Providing an external reference from 0 V to 450 mV the output voltage will be regulated but some restrictions must be considered:

- The minimum OVP threshold is set at 300 mV ;
- The under-voltage-protection doesn't work;

To set the resistor divider it must be considered that a 100 K pull-down resistor is integrated into the device (see Figure 4.). Finally it must be taken into account that the voltage at the EAREF pin is captured by the device at the start-up when $\mathrm{V}_{\mathrm{CC}}$ is about 4 V .

### 5.5 Error amplifier

Figure 4. Error amplifier reference


### 5.6 Soft start

When both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{I N}$ are above their turn-ON thresholds ( $\mathrm{V}_{I N}$ is monitored by the OCH pin) the start-up phase takes place. Otherwise the SS pin is internally shorted to GND. At start-up, a ramp is generated charging the external capacitor $C_{S S}$ with an internal current generator. The initial value for this current is $35 \mu \mathrm{~A}$ and charges the capacitor up to 0.5 V . After that it becomes $10 \mu \mathrm{~A}$ until the final charge value of approximately 4 V (see Figure 5.).

Figure 5. Soft-Start phase.


L6725:The output of the error amplifier is clamped with this voltage (VSS) until it reaches the programmed value.
L6725A:The reference of the error amplifier is clamped with this voltage (VSS) until it reaches the programmed value. No switching activity is observable if $\mathrm{V}_{\mathrm{SS}}$ is lower than 0.5 V and both MOSFETs are OFF. When $\mathrm{V}_{\mathrm{SS}}$ is between 0.5 V and 1.1 V the low-side MOSFET is turned ON. As $\mathrm{V}_{\text {SS }}$ reaches 1.1 V (i.e. the oscillator triangular wave inferior limit) even the high-side MOSFET begins to switch and the output voltage starts to increase. During the soft-start phase the current can't be reversed in order to allow pre-biased start-up (see Figure 6. and Figure 7.).

Figure 6. Start-up without pre-bias


Figure 7. Start-up with pre-bias


If an over current is detected during the soft-start phase, the device provides a constant-current-protection. In this way, in case of short soft-start time and/or small inductor value and/or high output capacitors value, the converter can start in any case, limiting the current (Chapter 5.8: Monitoring and protections on page 14). The soft-start phase ends when Vss reaches 3.5 V . After that the over-current-protection triggers the HICCUP mode.

### 5.7 Driver section

The high-side and low-side drivers allow using different types of power MOSFETs (also multiple MOSFETs to reduce the $R_{\text {DSON }}$ ), maintaining fast switching transitions. The low-side driver is supplied by $\mathrm{V}_{\mathrm{CCDR}}$ while the high-side driver is supplied by the BOOT pin. A predictive dead time control avoids MOSFETs cross-conduction maintaining very short dead time duration in the range of 20 ns . The control monitors the phase node in order to sense the low-side body diode recirculation. If the phase node voltage is less than a certain threshold ( -350 mV typ.) during the dead time, it will be reduced in the next PWM cycle. The predictive dead time control doesn't work when the high-side body diode is conducting because the phase node doesn't go negative. This situation happens when the converter is sinking current for example and, in this case, an adaptive dead time control operates.

### 5.8 Monitoring and protections

The output voltage is monitored by means of pin FB. The device provides over-voltageprotection: when the voltage sensed on FB pin reaches a value $20 \%$ (typ.) greater than the reference the low-side driver is turned on as long as the over voltage is detected (see Figure 8).

Figure 8. OVP


The device realizes the over-current-protection (OCP) sensing the current both on the high-side MOSFET(s) and the low-side MOSFET(s) and so 2 current limit thresholds can be set (see OCH pin and OCL pin in Table 4: Pin functions):

- Peak Current Limit
- Valley Current Limit

The Peak Current Protection is active when the high-side MOSFET(s) is turned on, after a masking time of 100 ns . The valley-current-protection is enabled when the low-side MOSFET(s) is turned on after a masking time of 500 ns . If, when the soft-start phase is completed, an over current event occurs during the on time (peak-current-protection) or during the off time (valley-current-protection) the device enters in HICCUP mode: the high-side and low-side MOSFET(s) are turned off, the soft-start capacitor is discharged with a constant current of $10 \mu \mathrm{~A}$ and when the voltage at the SS pin reaches 0.5 V the soft-start phase restarts (see Figure 9).

### 5.9 Hiccup mode

Figure 9. Constant current and Hiccup Mode during an OCP.


During the soft-start phase the OCP provides a constant-current-protection. If during the $T_{\mathrm{ON}}$ the OCH comparator triggers an over current the high-side MOSFET(s) is immediately turned OFF (after the masking time and the internal delay) and returned on at the next pwm cycle. The limit of this protection is that the $T_{\text {ON }}$ cannot be less than masking time plus propagation delay, because during the masking time the peak-current-protection is disabled. In case of very hard short circuit, even with this short $\mathrm{T}_{\mathrm{ON}}$, the current could escalate. The valley-current-protection is very helpful in this case to limit the current. If during the off-time the OCL comparator triggers an over current, the high-side MOSFET(s) is not turned on until the current is over the valley-current-limit. This implies that, if it is necessary, some pulses of the high-side MOSFET(s) will be skipped, guaranteeing a maximum current due to the following formula:

$$
\begin{equation*}
I_{M A X}=I_{V A L L E Y}+\frac{\text { Vin }- \text { Vout }}{L} \cdot T_{O N, M I N} \tag{1}
\end{equation*}
$$

### 5.10 Thermal shutdown

When the junction temperature reaches $150^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ the device enters in thermal shutdown. Both MOSFETs are turned OFF and the soft-start capacitor is rapidly discharged with an internal switch. The device does not restart until the junction temperature goes down to $120^{\circ} \mathrm{C}$ and, in any case, until the voltage at the soft-start pin reaches 500 mV .

### 5.11 Synchronization

The presence of many converters on the same board can generate beating frequency noise. To avoid this it is important to make them operate at the same switching frequency. Moreover, a phase shift between different modules helps to minimize the RMS current on the common input capacitors. Figure 10. and Figure 11. shows the results of two modules in synchronization. Two or more devices can be synchronized simply connecting together the SYNCH pins. The device with the higher switching frequency will be the Master while the other one will be the Slave. The Slave controller will increase its switching frequency reducing the ramp amplitude proportionally and then the modulator gain will be increased.

Figure 10. Synchronization: PWM Signal


Figure 11. Synchronization: Inductor Currents


To avoid a huge variation of the modulator gain, the best way to synchronize two or more devices is to make them work at the same switching frequency and, in any case, the switching frequencies can differ for a maximum of $50 \%$ of the lowest one. If, during synchronization between two (or more) L6725A, it's important to know in advance which the master is, it's timely to set its switching frequency at least $15 \%$ higher than the slave. Using an external clock signal ( $\mathrm{f}_{\mathrm{EXT}}$ ) to synchronize one or more devices that are working at a different switching frequency ( $\mathrm{f}_{\mathrm{SW}}$ ) it is recommended to follow the below formula:

$$
f_{S W} \leq f_{E X T} \leq 1,3 \cdot f_{S W}
$$

The phase shift between master and slaves is approximately $180^{\circ}$.

### 5.12 Bootstrap anti-discharging system

This built-in system avoids that the voltage across the bootstrap capacitor becomes less than 3.3V. An internal comparator senses the voltage across the external bootstrap capacitor keeping it charged, eventually turning-on the low-side MOSFET for approximately 200ns. If the bootstrap capacitor is not enough charged the high-side MOSFET cannot be effectively turnedon and it will present a higher $R_{\text {DSON }}$. In some cases the OCP can be also triggered. The bootstrap capacitor can be discharged during the soft-start in case of very long soft-start time and light loads. It's also possible to mention one application condition during which the bootstrap capacitor can be discharged:

### 5.12.1 Fan's power supply

In many applications the FAN is a DC MOTOR driven by a voltage-mode DC/DC converter. Often only the speed of the MOTOR is controlled by varying the voltage applied to the input terminal and there's no control on the torque because the current is not directly controlled. In order to vary the MOTOR speed the output voltage of the converter must be varied. The L6725 has a dedicated pin called EAREF (see the related section) that allows providing an external reference to the non-inverting input of the error-amplifier.

In these applications the duty cycle depends on the MOTOR's speed and sometimes $100 \%$ has to be set in order to go at the maximum speed. Unfortunately in these conditions the bootstrap capacitor can not be recharged and the system cannot work properly. Some PWM controller limits the maximum duty-cycle to $80-90 \%$ in order to keep the bootstrap cap charged but this make worse the performance during the load transient. Thanks to the "bootstrap antidischarging system" the L6732 can work at $100 \%$ without any problem. The following picture shows the device behaviour when input voltage is 5 V and $100 \%$ is set by the external reference.

Figure 12. 100\% duty cycle operation


## 6 Application details

### 6.1 Inductor design

The inductance value is defined by a compromise between the transient response time, the efficiency, the cost and the size. The inductor has to be calculated to sustain the output and the input voltage variation to maintain the ripple current (Äl ${ }_{L}$ ) between $20 \%$ and $30 \%$ of the maximum output current. The inductance value can be calculated with the following relationship:

$$
\begin{equation*}
L \cong \frac{\text { Vin }- \text { Vout }}{F s w \cdot \Delta I_{L}} \cdot \frac{\text { Vout }}{\text { Vin }} \tag{2}
\end{equation*}
$$

Where $\mathrm{F}_{\text {SW }}$ is the switching frequency, $\mathrm{V}_{\mathrm{IN}}$ is the input voltage and $\mathrm{V}_{\mathrm{OUT}}$ is the output voltage. Figure 13 shows the ripple current vs. the output voltage for different values of the inductor, with $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ at a switching frequency of 500 KHz .

Figure 13. Inductor current ripple.


Increasing the value of the inductance reduces the ripple current but, at the same time, increases the converter response time to a load transient. If the compensation network is well designed, during a load transient the device is able to set the duty cycle to $100 \%$ or to $0 \%$. When one of these conditions is reached, the response time is limited by the time required to change the inductor current. During this time the output current is supplied by the output capacitors. Minimizing the response time can minimize the output capacitor size.

### 6.2 Output capacitors

The output capacitors are basic components for the fast transient response of the power supply. For example, during a positive load transient, they supply the current to the load until the converter reacts. The controller recognizes immediately the load transient and sets the duty cycle at $100 \%$, but the current slope is limited by the inductor value. The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the ESL):

$$
\begin{equation*}
\Delta \text { Vout }_{E S R}=\Delta \text { Iout } \cdot E S R \tag{3}
\end{equation*}
$$

Moreover, there is an additional drop due to the effective capacitor discharge that is given by:

$$
\begin{equation*}
\Delta \text { Vout }_{\text {COUT }}=\frac{\Delta \text { Iout }^{2} \cdot L}{2 \cdot \text { Cout } \cdot(\text { Vin }, \min \cdot D \max -\text { Vout })} \tag{4}
\end{equation*}
$$

Where $D_{\text {MAX }}$ is the maximum duty cycle value that in the L 6725 is $100 \%$. Usually the voltage drop due to the ESR is the biggest one while the drop due to the capacitor discharge is almost negligible. Moreover the ESR value also affects the voltage static ripple, that is:

$$
\begin{equation*}
\Delta V o u t=E S R \cdot \Delta I_{L} \tag{5}
\end{equation*}
$$

### 6.3 Input capacitors

The input capacitors have to sustain the RMS current flowing through them, that is:

$$
\begin{equation*}
\text { Irms }=\text { Iout } \cdot \sqrt{D \cdot(1-D)} \tag{6}
\end{equation*}
$$

Where $D$ is the duty cycle. The equation reaches its maximum value, $I_{\text {OUT }} / 2$ with $D=0.5$. The losses in worst case are:

$$
\begin{equation*}
P=E S R \cdot(0.5 \cdot \text { Iout })^{2} \tag{7}
\end{equation*}
$$

### 6.4 Compensation network

The loop is based on a voltage mode control (Figure 14). The output voltage is regulated to the internal/external reference voltage and scaled by the external resistor divider. The error amplifier output $\mathrm{V}_{\text {COMP }}$ is then compared with the oscillator triangular waveform to provide a pulse-width modulated (PWM) with an amplitude of $\mathrm{V}_{\mathbb{I N}}$ at the PHASE node. This waveform is filtered by the output filter. The modulator transfer function is the small signal transfer function of $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {COMP }}$ This function has a double pole at frequency $\mathrm{F}_{\mathrm{LC}}$ depending on the L-C $\mathrm{C}_{\text {OUT }}$ resonance and a zero at $F_{E S R}$ depending on the output capacitor's ESR. The DC Gain of the modulator is simply the input voltage $\mathrm{V}_{\mathrm{IN}}$ divided by the peak-to-peak oscillator voltage: $\mathrm{V}_{\text {OSC }}$.

Figure 14. Compensation Network


The compensation network consists in the internal error amplifier, the impedance networks $Z_{I N}$ (R3, R4 and C20) and $\mathrm{Z}_{\mathrm{FB}}$ (R5, C18 and C19). The compensation network has to provide a closed loop transfer function with the highest OdB crossing frequency to have fastest transient response (but always lower than $\mathrm{f}_{\mathrm{Sw}} / 10$ ) and the highest gain in DC conditions to minimize the load regulation error. A stable control loop has a gain crossing the 0 dB axis with $-20 \mathrm{~dB} / \mathrm{decade}$ slope and a phase margin greater than $45^{\circ}$. To locate poles and zeroes of the compensation networks, the following suggestions may be used:

- Modulator singularity frequencies:

$$
\begin{equation*}
\omega_{L C}=\frac{1}{\sqrt{L \cdot \text { Cout }}} \quad \text { (8) } \quad \omega_{E S R}=\frac{1}{E S R \cdot \text { Cout }} \tag{9}
\end{equation*}
$$

- Compensation network singularity frequencies:

$$
\begin{align*}
& \omega_{P 1}=\frac{1}{R_{5} \cdot\left(\frac{C_{18} \cdot C_{19}}{C_{18}+C_{19}}\right)} \text { (10) } \quad \omega_{P 2}=\frac{1}{R_{4} \cdot C_{20}}  \tag{11}\\
& \omega_{Z 1}=\frac{1}{R_{5} \cdot C_{19}} \quad \text { (12) } \quad \omega_{Z 2}=\frac{1}{C_{20} \cdot\left(R_{3}+R_{4}\right)}
\end{align*}
$$

- Compensation network design:
- Put the gain $R_{5} / R_{3}$ in order to obtain the desired converter bandwidth:

$$
\begin{equation*}
\varpi_{C}=\frac{R_{5}}{R_{3}} \cdot \frac{V i n}{\Delta V o s c} \cdot \varpi_{L C} \tag{14}
\end{equation*}
$$

- Place $\omega_{\mathrm{Z} 1}$ before the output filter resonance $\omega_{\mathrm{LC}}$;
- Place $\omega_{\mathrm{Z} 2}$ at the output filter resonance $\omega_{\mathrm{LC}}$;
- Place $\omega_{\text {P1 }}$ at the output capacitor ESR zero $\omega_{\text {ESR }}$;
- Place $\omega_{\mathrm{P} 2}$ at one half of the switching frequency;
- Check the loop gain considering the error amplifier open loop gain.

Figure 15. Asymptotic Bode plot of Converter's open loop gain


## 7 Demoboard

### 7.1 20A board description

L6725 demoboard realizes in a four layer PCB a step-down DC/DC converter and shows the operation of the device in a general purpose application. The input voltage can range from 4.5 V to 14 V and the output voltage is at 3.3 V . The module can deliver an output current in excess of 20A. The switching frequency is set at 250 kHz (controller free-running FBSWB) but it can be set to 500 kHz acting on the EAREF pin.

Figure 16. Demoboard schematic


Table 6. Demoboard part list

| Reference | Value | Manufacturer | Package | Supplier |
| :---: | :---: | :---: | :---: | :---: |
| R1 | $1 \mathrm{k} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R2 | $1 \mathrm{k} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R3 | 4K7 |  |  |  |
| R4 | 2k7 | Neohm | SMD 0603 | IFARCAD |
| R5 | $0 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R6 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R7 | $2 \mathrm{~K} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R8 | $10 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R9 | $1 \mathrm{~K} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R10 | $2.2 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R11 | $2.2 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R12 | N.C. | Neohm | SMD 0603 | IFARCAD |
| C1 | 4.7nF | Kemet | SMD 0603 | IFARCAD |
| C2 | 47nF | Kemet | SMD 0603 | IFARCAD |
| C3 | 1 nF | Kemet | SMD 0603 | IFARCAD |
| C4 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C5 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C6 | N.C. | 1 | / | 1 |
| C7 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C8 | 4.7uF 20V | AVX | SMA6032 | IFARCAD |
| C9 | 1nF | Kemet | SMD 0603 | IFARCAD |
| C10 | 1uF | Kemet | SMD 0603 | IFARCAD |
| C11 | 220 nF | Kemet | SMD 0603 | IFARCAD |
| C12-13 | 3X 15uF | / | / | ST (TDK) |
| C15 | N.C. | / | 1 | 1 |
| C16-19 | 2X 330uF | 1 | 1 | ST (poscap) |
| L1 | 1.8 uH | Panasonic | SMD | ST |
| D1 | STPS1L30M | ST | DO216AA | ST |
| D3 | N.C. | 1 | 1 | 1 |
| Q1-Q2 | STS12NH3LL | ST | SO8 | ST |
| Q4-Q5 | STS25NH3LL | ST | SO8 | ST |
| U1 | L6725 | ST | SO16N | ST |

Table 7. Other inductor manufacturer

| Manufacturer | Series | Inductor Value ( $\boldsymbol{\mu} \mathbf{H})$ | Saturation Current (A) |
| :---: | :---: | :---: | :---: |
| WURTH ELEKTRONIC | 744318180 | 1.8 | 20 |
| SUMIDA | CDEP134-2R7MC-H | 2.7 | 15 |
| EPCOS | HPI_13 T640 | 1.4 | 22 |
| TDK | SPM12550T-1R0M220 | 1 | 22 |
| TOKO | FDA1254 | 2.2 | 14 |
| COILTRONICS | HCF1305-1R0 | 1.15 | 22 |
|  | HC5-1R0 | 1.3 | 27 |

Table 8. Other capacitor manufacturer

| Manufacturer | Series | Capacitor value $(\boldsymbol{\mu F})$ | Rated voltage (V) |
| :---: | :---: | :---: | :---: |
| TDK | C4532X5R1E156M | 15 | 25 |
|  | C3225X5R0J107M | 100 | 6.3 |
| NIPPON CHEMI-CON | 25PS100MJ12 | 100 | 25 |
| PANASONIC | ECJ4YB0J107M | 100 | 6.3 |

Figure 17. Demoboard efficiency


Figure 18. PCB Layout: top layer


Figure 19. PCB Layout: power ground layer


Figure 20. PCB Layout: signal-ground layer


### 7.2 5A board description

L6725 demoboard realizes in a two layer PCB a step-down DC/DC converter and shows the operation of the device in a general purpose application. The input voltage can range from 4.5 V to 14 V and the output voltage is at 3.3 V . The module can deliver an output current in excess of 5 A . The switching frequency is set at 250 kHz (controller free-running FBSWB) but it can be set to 500 kHz acting on the EAREF pin. Compared to the 20A version, the only difference of this board, compared to the first one, is the presence of a dual mosfet chip, for the High-side and Low-side MOSFETS; besides R13 has been inserted between High side MOSFET Gate and Phase pin; R15 has been inserted between Low side mosfet Gate and Pgnd pin.

Table 9. Demoboard part list

| Reference | Value | Manufacturer | Package | Supplier |
| :---: | :---: | :---: | :---: | :---: |
| R1 | $1 \mathrm{k} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R2 | $1 \mathrm{k} \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R3 | 4K7 |  |  |  |
| R4 | 2k7 | Neohm | SMD 0603 | IFARCAD |
| R5 | $0 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R6 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R7 | 4K99 | Neohm | SMD 0603 | IFARCAD |
| R8 | $10 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R9 | 2K49 | Neohm | SMD 0603 | IFARCAD |
| R10 | $2.2 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R11 | $2.2 \Omega$ | Neohm | SMD 0603 | IFARCAD |
| R12 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R13 | N.C. | Neohm | SMD 0603 | IFARCAD |
| R15 | N.C. | Neohm | SMD 0603 | IFARCAD |
| C1 | 4.7nF | Kemet | SMD 0603 | IFARCAD |
| C2 | 47 nF | Kemet | SMD 0603 | IFARCAD |
| C3 | 1nF | Kemet | SMD 0603 | IFARCAD |
| C4 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C5 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C6 | N.C. | / | 1 | / |
| C7 | 100nF | Kemet | SMD 0603 | IFARCAD |
| C8 | 4.7uF 20V | AVX | SMA6032 | IFARCAD |
| C9 | 1nF | Kemet | SMD 0603 | IFARCAD |
| C10 | 1uF | Kemet | SMD 0603 | IFARCAD |
| C11 | 220 nF | Kemet | SMD 0603 | IFARCAD |
| C12-13 | $3 \times 10 \mathrm{FF}$ | / | / | ST (TDK) |

Table 9. Demoboard part list

| Reference | Value | Manufacturer | Package | Supplier |
| :---: | :---: | :---: | :---: | :---: |
| C15 | N.C. | $/$ | $/$ | $/$ |
| C16-19 | 2 2 330uF | $/$ | $/$ | ST (poscap) |
| L1 | $2,7 \mathrm{uH}$ <br> DO3316P-272HC | Coilcraft | SMD | ST |
| D1 | STPS1L30M | ST | DO216AA | ST |
| D3 | N.C. | $/$ | $/$ | $/$ |
| Q1 | STS8DNH3LL <br> (Dual Mosfet) | ST | SO8 | ST |
| U1 | L6725 | ST | SO16N | ST |

Figure 21. Demoboard efficiency


Figure 22. Demoboard layout


Figure 23. Demoboard layout


## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK ${ }^{\circledR}$ packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 10. SO16N mechanical data

| Dim | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 1.75 |  |  | 0.069 |
| a1 | 0.1 |  | 0.25 | 0.004 |  | 0.009 |
|  |  |  |  |  |  |  |
| a2 |  |  | 1.6 |  |  | 0.063 |
| b | 0.35 |  | 0.46 | 0.014 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 |  |  | $45^{\circ}$ | (typ.) |  |  |
| $\mathrm{D}^{(1)}$ | 9.8 |  | 10 | 0.386 |  | 0.394 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 8.89 |  |  | 0.350 |  |
| $F^{(1)}$ | 3.8 |  | 4.0 | 0.150 |  | 0.157 |
| G | 4.60 |  | 5.30 | 0.181 |  | 0.208 |
| L | 0.4 |  | 1.27 | 0.150 |  | 0.050 |
|  |  |  |  |  |  |  |
| M |  |  | 0.62 |  |  | 0.024 |
| S | $8{ }^{\circ}$ (max.) |  |  |  |  |  |

1. "D" and "F" do not include mold flash or protrusions -Mold flash or protrusions shall not exceed 0.15mm (.006inc.)

Figure 24. Package dimensions


## 9 Revision history

Table 11. Revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 20-Dec-2005 | 1 | Initial release. |
| 30-May-2006 | 2 | New template, thermal data updated |
| 26-Jun-2006 | 3 | Note page 5 deleted |
| 5-Oct-2006 | 4 | Added new orderable L6725A, and 5A demoboard |
| 28-Jun-2007 | 5 | Extended operative range |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG
NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C FSL4110LRLX MAX8778ETJ+ NTBV30N20T4G
NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633TE/MG NCV1397ADR2G NCP1246ALD065R2G

