L9951
L9951XP

## Features

| Type | Outputs $^{(1)}$ | $\mathbf{R}_{\mathbf{o n}}{ }^{(2)}$ | $\mathbf{l}_{\text {OUT }}$ | $\mathbf{V}_{\mathbf{S}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | OUT1 | $150 \mathrm{~m} \Omega$ | 7.4 A |  |
| L9951 | OUT2 | $200 \mathrm{~m} \Omega$ | 5 A |  |
| L9951XP | OUT3 | $200 \mathrm{~m} \Omega$ | 5 A | 28 V |
|  | OUT4 | $800 \mathrm{~m} \Omega$ | 1.25 A |  |
|  | OUT5 | $800 \mathrm{~m} \Omega$ | 1.25 A |  |

1. See block diagram.
2. Typical values.

- One half bridge for 7.4 A load $\left(R_{\text {on }}=150 \mathrm{~m} \Omega\right)$

■ Two half bridges for 5 A load ( $\mathrm{R}_{\mathrm{on}}=200 \mathrm{~m} \Omega$ )

- Two highside drivers for 1.25 A load ( $\mathrm{R}_{\mathrm{on}}=800 \mathrm{~m} \Omega$ )
■ Programmable softstart function to drive loads with higher inrush currents (i.e.current $>7.4 \mathrm{~A}$, $>5 \mathrm{~A},>1.25 \mathrm{~A}$ )
- Very low current consumption in standby mode ( $\mathrm{I}_{\mathrm{S}}<3 \mu \mathrm{~A}$, typ. $\mathrm{T}_{\mathrm{j}} \leq 85^{\circ} \mathrm{C}$ )
- All outputs short circuit protected

■ Current monitor output for all highside drivers
■ All outputs over temperature protected

- Open-load diagnostic for all outputs
- Overload diagnostic for all outputs
- Programmable PWM control of all outputs
- Charge pump output for reverse polarity protection



## Applications

- Rear door actuator driver with bridges for door lock and safe lock and two 5W or 10W - light bulbs.


## Description

The L9951 and L9951XP are microcontroller driven, multifunctional rear door actuator drivers for automotive applications. Up to two DC motors and two grounded resistive loads can be driven with three half bridges and two hide side drivers. The integrated standard serial peripheral interface (SPI) controls all operation modes (forward, reverse, brake and high impedance). All diagnostic information is available via the SPI.

Table 1. Device summary

| Package | Order codes |  |
| :---: | :---: | :---: |
|  | Tube | Tape and reel |
| PowerSO-36 | L9951 | L9951TR |
| PowerSSO-36 | L9951XP | L9951XPTR |

## Contents

1 Block diagram and pin description ..... 6
2 Electrical specifications ..... 9
2.1 Absolute maximum ratings ..... 9
2.2 ESD protection ..... 9
2.3 Thermal data ..... 9
2.4 Temperature warning and thermal shutdown ..... 10
2.5 Electrical characteristics ..... 10
2.6 SPI - electrical characteristics ..... 14
3 Application information ..... 19
3.1 Dual power supply: VS and VCC ..... 19
3.2 Standby - mode ..... 19
3.3 Inductive loads ..... 19
3.4 Diagnostic functions ..... 19
3.5 Over-voltage and under-voltage detection ..... 20
3.6 Temperature warning and thermal shutdown ..... 20
3.7 Open-load detection ..... 20
3.8 Over load detection ..... 20
3.9 Current monitor ..... 20
3.10 PWM input ..... 21
3.11 Cross-current protection ..... 21
3.12 Programmable softstart function to drive loads with higher inrush current ..... 21
4 Functional description of the SPI ..... 22
4.1 Serial Peripheral Interface (SPI) ..... 22
4.2 Chip Select Not (CSN) ..... 22
4.3 Serial Data In (DI) ..... 22
4.4 Serial Data Out (DO) ..... 23
4.5 Serial clock (CLK) ..... 23
4.6 Input data register ..... 23
4.7 Status register ..... 23
4.8 Test mode ..... 23
5 Packages thermal data ..... 28
6 Package and packing information ..... 29
6.1 ECOPACK ${ }^{\circledR}$ packages ..... 29
6.2 PowerSO-36 ${ }^{\text {TM }}$ package information ..... 29
6.3 PowerSSO-36 ${ }^{\text {TM }}$ package information ..... 31
6.4 PowerSO-36 ${ }^{\text {TM }}$ packing information ..... 32
6.5 PowerSSO-36™ packing information ..... 34
7 Revision history ..... 35

## List of tables

Table 1. Device summary ..... 1
Table 2. Pin definitions and functions ..... 7
Table 3. Absolute maximum ratings ..... 9
Table 4. ESD protection ..... 9
Table 5. Thermal data. ..... 9
Table 6. Temperature warning and thermal shutdown ..... 10
Table 7. Supply ..... 10
Table 8. Overvoltage and undervoltage detection ..... 11
Table 9. Current monitor output ..... 11
Table 10. Charge pump output ..... 12
Table 11. OUT 1 - OUT 5 ..... 12
Table 12. Delay time from standby to active mode. ..... 14
Table 13. Inputs: CSN, CLK, PWM1/2 and DI ..... 14
Table 14. DI timing ..... 14
Table 15. DO ..... 15
Table 16. DO timing ..... 15
Table 17. EN, CSN timing. ..... 16
Table 18. Test mode ..... 24
Table 19. SPI - Input data and status register 0 ..... 24
Table 20. SPI - Input data and status register 1 ..... 26
Table 21. PowerSO-36 ${ }^{\mathrm{TM}}$ mechanical data ..... 29
Table 22. PowerSSO-36 ${ }^{\text {TM }}$ mechanical data ..... 31
Table 23. Document revision history ..... 35

## List of figures

Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 2. Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 3. SPI - transfer timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 4. SPI - input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 5. SPI - DO valid data delay time and valid time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 6. SPI - DO enable and disable time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 7. SPI - driver turn-on/off timing, minimum CSN HI time . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 8. SPI - timing of status bit 0 (fault condition) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 9. Example of programmable softstart function for inductive loads . . . . . . . . . . . . . . . . . . . 21
Figure 10. Packages thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 11. PowerSO-36 ${ }^{\text {TM }}$ package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 12. PowerSSO-36TM package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 13. PowerSO-36 ${ }^{\mathrm{TM}}$ tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 14. PowerSO-36 ${ }^{\text {TM }}$ tape and reel shipment (suffix "TR") . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 15. PowerSSO-36 ${ }^{T M}$ tube shipment (no suffix). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 16. PowerSSO-36 ${ }^{T M}$ tape and reel shipment (suffix "TR") . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

## 1

## Block diagram and pin description

Figure 1. Block diagram


Table 2. Pin definitions and functions

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{gathered} 1,18,19 \\ 36 \end{gathered}$ | GND | Ground. <br> Reference potential. <br> Note: For the capability of driving the full current at the outputs all pins of GND must be externally connected. |
| $\begin{gathered} 6,7,14 \\ 15,23,24, \\ 29,32 \end{gathered}$ | VS | Power supply voltage (external reverse protection required). <br> For EMI reason a ceramic capacitor as close as possible to GND is recommended. <br> Note: for the capability of driving the full current at the outputs all pins of VS must be externally connected. |
| 3, 4, 34 | OUT1 | Half-bridge output 1. <br> The output is built by a high side and a low side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal reverse diode (bulk-draindiode: high side driver from output to VS, low side driver from GND to output). This output is over-current and open-load protected. <br> Note: for the capability of driving the full current at the outputs all pins of OUT1 must be externally connected. |
| 8 | DI | Serial data input. <br> The input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 16bit control word and the least significant bit (LSB, bit 0 ) is transferred first. |
| 9 | CM/PWM | Current monitor output/PWM input. <br> Depending on the selected multiplexer bits (bit 9, 10, 11) of Input Data Register this output sources an image of the instant current through the corresponding high side driver with a ratio of $1 / 10.000$. This pin is bidirectional. The microcontroller can overwrite the current monitor signal to provide a PWM input for all outputs. <br> Testmode: <br> If CSN is raised above 7.5 V the device will enter the test mode. In test mode this output can be used to measure some internal signals (see Table 18). |
| 10 | CSN | Chip select not input / Testmode . <br> This input is low active and requires CMOS logic levels. The serial data transfer between L9951 and micro controller is enabled by pulling the input CSN to low level. If an input voltage of more than 7.5 V is applied to CSN pin the L9951 will be switched into a test mode. |
| 11 | DO | Serial data output. <br> The diagnosis data is available via the SPI and this tristate-output. The output will remain in tristate, if the chip is not selected by the input CSN (CSN = high). |
| 12 | VCC | Logic supply voltage . <br> For this input a ceramic capacitor as close as possible to GND is recommended. |
| 13 | CLK | Serial clock input . <br> This input controls the internal shift register of the SPI and requires CMOS logic levels. |

Table 2. Pin definitions and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 16,17 | OUT2 | Half-bridge output 2 (see OUT1 - pin 3, 4). <br> Note: for the capability of driving the full current at the outputs all pins of <br> OUT2 must be externally connected. |
| 20,21 | OUT3 | Half-bridge output 3 (see OUT1 - pin 3, 4). <br> Note: for the capability of driving the full current at the outputs all pins of <br> OUT3 must be externally connected. |
| 26 | CP | Eharge Pump Output. <br> This output is provided to drive the gate of an external n-channel power <br> MOS used for reverse polarity protection (see Figure 1). |
| 27 | Enable input. <br> If Enable input is forced to GND the device will enter Standby-Mode. The <br> outputs will be switched off and all registers will be cleared |  |
| 33,35 | OUT4, OUT5 | High side driver output 4, 5. <br> The output is built by a high side switch and is intended for resistive <br> loads, hence the internal reverse diode from GND to the output is <br> missing. For ESD reason a diode to GND is present but the energy which <br> can be dissipated is limited. The high side driver is a power DMOS <br> transistor with an internal reverse diode from the output to VS (bulk- <br> drain-diode). The output is over-current and open-load protected. |

Figure 2. Configuration diagram (top view)


## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics sure program and other relevant quality document

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | DC supply voltage | -0.3 to 28 | V |
|  | Single pulse $\mathrm{t}_{\text {max }}<400 \mathrm{~ms}$ | 40 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Stabilized supply voltage, logic supply | -0.3 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{DI},}, \mathrm{V}_{\mathrm{DO}}, \mathrm{V}_{\mathrm{CLK}}, \mathrm{V}_{\mathrm{CSN}}, \mathrm{V}_{\mathrm{EN}}$ | Digital input / output voltage | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{CM}}$ | Current monitor output | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{CP}}$ | Charge pump output | -25 to $\mathrm{V}_{\mathrm{S}}+11$ | V |
| $\mathrm{I}_{\text {OUT1,2,3 }}$ | Output current | $\pm 10$ | A |
| $\mathrm{I}_{\text {OUT4,5 }}$ | Output current | $\pm 5$ | A |

### 2.2 ESD protection

Table 4. ESD protection

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| All pins | $\pm 4^{(1)}$ | kV |
| Output pins: OUT1 - OUT5 | $\pm 8^{(2)}$ | kV |

1. HBM according to CDF-AEC-Q100-002.
2. HBM with all unzapped pins grounded.

### 2.3 Thermal data

Table 5. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Operating junction temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

### 2.4 Temperature warning and thermal shutdown

Table 6. Temperature warning and thermal shutdown

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{jTW}}$ ON | Temperature warning threshold junction <br> temperature | $\mathrm{T}_{\mathrm{j}}$ <br> increasing |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \text { TW OFF }}$ | Temperature warning threshold junction <br> temperature | $\mathrm{T}_{\mathrm{j}}$ <br> decreasing | 130 |  |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{jTW}}$ HYS | Temperature warning hysteresis |  |  | 5 |  | ${ }^{\circ} \mathrm{K}$ |
| $\mathrm{T}_{\text {jSD ON }}$ | Thermal shutdown threshold junction <br> temperature | $\mathrm{T}_{\mathrm{j}}$ <br> increasing |  |  | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jSD OFF }}$ | Thermal shutdown threshold junction <br> temperature | $\mathrm{T}_{\mathrm{j}}$ <br> decreasing | 150 |  |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jSD HYS }}$ | Thermal shutdown hysteresis |  |  | 5 |  | ${ }^{\circ} \mathrm{K}$ |

### 2.5 Electrical characteristics

$\mathrm{V}_{\mathrm{S}}=8$ to $16 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5$ to $5.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 7. Supply

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {S }}$ | Operating supply voltage range |  | 7 |  | 28 | V |
| $I_{s}$ | $\mathrm{V}_{\text {S }}$ DC supply current | $\mathrm{V}_{\mathrm{S}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ <br> active mode <br> OUT1- OUT5 floating |  | 7 | 20 | mA |
|  | $\mathrm{V}_{\text {S }}$ quiescent supply current | $\mathrm{V}_{\mathrm{S}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ <br> standby mode <br> OUT1 - OUT5 floating $\mathrm{T}_{\text {test }}=-40^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$ |  | 3 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\text {test }}=130^{\circ} \mathrm{C}$ |  | 6 | 20 | $\mu \mathrm{A}$ |

Table 7. Supply (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ DC supply current | $\mathrm{V}_{\mathrm{S}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ <br> $\mathrm{CSN}=\mathrm{V}_{\mathrm{CC}}$ <br> active mode |  | 1 | 3 | mA |
|  | $\mathrm{V}_{\mathrm{CC}}$ quiescent supply <br> current | $\mathrm{V}_{\mathrm{S}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ <br> $\mathrm{CSN}=\mathrm{V}_{\mathrm{CC}}$ <br> standby mode <br> OUT1 - OUT5 floating |  | 1 | 3 | $\mu \mathrm{~A}$ |
|  | Sum quiescent supply <br> current | $\mathrm{V}_{\mathrm{S}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ <br> CSN $=\mathrm{V}_{\mathrm{CC}}$ <br> standby mode <br> OUT1 - OUT5 floating |  | 23 | $\mu \mathrm{~A}$ |  |

Table 8. Overvoltage and undervoltage detection

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {SUV ON }}$ | VS UV-threshold voltage | $\mathrm{V}_{\text {S }}$ increasing | 6.0 |  | 7.2 | V |
| $\mathrm{~V}_{\text {SUV OFF }}$ | VS UV-threshold voltage | $\mathrm{V}_{\text {S }}$ decreasing | 5.4 |  | 6.5 | V |
| $\mathrm{~V}_{\text {SUV hyst }}$ | VS UV-hysteresis | $\mathrm{V}_{\text {SUV ON }}-\mathrm{V}_{\text {SUV OFF }}$ |  | 0.55 |  | V |
| $\mathrm{~V}_{\text {SOV OFF }}$ | VS OV-threshold voltage | $\mathrm{V}_{\text {S }}$ increasing | 18 |  | 24.5 | V |
| $\mathrm{~V}_{\text {SOV ON }}$ | VS OV-threshold voltage | $\mathrm{V}_{\text {S }}$ decreasing | 17.5 |  |  | V |
| $\mathrm{~V}_{\text {SOV hyst }}$ | VS OV-hysteresis | $\mathrm{V}_{\text {SOV OFF }}-\mathrm{V}_{\text {SOV ON }}$ |  | 0.5 |  | V |
| $\mathrm{~V}_{\text {POR OFF }}$ | Power-on-reset threshold | $\mathrm{V}_{\text {CC }}$ increasing |  |  | 4.4 | V |
| $\mathrm{~V}_{\text {POR ON }}$ | Power-on-reset threshold | $\mathrm{V}_{\text {CC }}$ decreasing | 3.1 |  |  | V |
| $\mathrm{~V}_{\text {POR hyst }}$ | Power-on-reset hysteresis | $\mathrm{V}_{\text {POR OFF }}-\mathrm{V}_{\text {POR }}$ ON |  | 0.3 |  | V |

Table 9. Current monitor output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CM}}$ | Functional voltage range | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0 |  | 4 | V |
| $\mathrm{I}_{\mathrm{CM}, \mathrm{r}}$ | $\begin{array}{l}\text { Current monitor output } \\ \text { ratio: } \\ \mathrm{I}_{\mathrm{CM}} / \mathrm{I}_{\text {OUT1,2,3,4,5 }}\end{array}$ | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{CM}} \leq 4 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V}$ |  |  |  |  |$)$

Table 10. Charge pump output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CP}}$ | Charge pump output <br> voltage | $\mathrm{V}_{\mathrm{S}}=8 \mathrm{~V}, \mathrm{I}_{\mathrm{CP}}=-60 \mu \mathrm{~A}$ | 6 |  | 13 | V |
|  |  | $\mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{CP}}=-80 \mu \mathrm{~A}$ | 8 |  | 13 | V |
|  |  | 10 |  | 13 | V |  |
|  | Charge pump output <br> current | $\mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 100 | 150 | 300 | $\mu \mathrm{~A}$ |

Table 11. OUT 1-OUT 5

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ON OUT1 }}$ | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\text {OUT } 1}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 150 | 200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 1}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 225 | 300 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=8.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 1}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 150 | 200 | $\mathrm{m} \Omega$ |
| Ronout2 Ron OUT3 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\text {OUT } 2,3}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 200 | 270 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 2,3}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 300 | 400 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=8.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 2,3}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 200 | 270 | $\mathrm{m} \Omega$ |
| ronouta, <br> ron OUT5 | On-resistance to supply or GND | $\begin{array}{\|l\|} \hline \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ \text { lout } 4,5= \pm 0.8 \mathrm{~A} \\ \hline \end{array}$ |  | 800 | 1100 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 4,5}= \pm 0.8 \mathrm{~A} \end{aligned}$ |  | 1250 | 1700 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=8.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\text {OUT } 4,5}= \pm 0.8 \mathrm{~A} \end{aligned}$ |  | 800 | 1100 | $\mathrm{m} \Omega$ |
| \|lout1 ${ }^{\text {l }}$ | Output current limitation to supply or GND | Sink and source | 7.4 |  | 15.5 | A |
| \| إoutal, |louta| | Output current limitation to supply or GND | Sink and source | 5.0 |  | 10.5 | A |
| \|loutal, |louts| | Output current limitation to GND | Source | 1.25 |  | 2.6 | A |
| $\mathrm{t}_{\mathrm{dONH}}$ | Output delay time, highside driver on | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V},$ <br> corresponding lowside driver is not active | 20 | 40 | 90 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d OFF }}$ | Output delay time, highside driver off | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 80 | 200 | 300 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { ONL }}$ | Output delay time, lowside driver on | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V},$ <br> corresponding highside driver is not active | 20 | 60 | 80 | $\mu \mathrm{s}$ |

Table 11. OUT 1-OUT 5 (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {d OFF L }}$ | Output delay time, lowside driver off | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ | 80 | 150 | 300 | $\mu \mathrm{s}$ |
| ${ }^{\text {d H HL }}$ | Cross current protection time, source to sink | $\mathrm{t}_{\mathrm{d}}$ ONL $-\mathrm{t}_{\mathrm{d}}$ OFF H, |  | 200 | 400 | $\mu \mathrm{s}$ |
| $t_{\text {D LH }}$ | Cross current protection time, sink to source | $\mathrm{t}_{\mathrm{d} \text { ON H }}-\mathrm{t}_{\mathrm{d}}$ OFFL |  | 200 | 400 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {QLH }}$ | Switched-off output current highside drivers of OUT1-5 | $\mathrm{V}_{\text {OUT1-5 }}=0 \mathrm{~V}$, standby mode | 0 | -2 | -5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT1-5 }}=0 \mathrm{~V}$, active mode | -40 | -15 | 0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QLL }}$ | Switched-off output current lowside drivers of OUT1-3 | $\mathrm{V}_{\text {OUT1-3 }}=\mathrm{V}_{\mathrm{S}}$, standby mode | 0 | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT1-3 }}=\mathrm{V}_{\mathrm{S}}$, active mode | -40 | -15 | 0 | $\mu \mathrm{A}$ |
| lold1 | Open-load detection current of OUT1 |  | 70 | 160 | 240 | mA |
| Iold23 | Open-load detection current of OUT2, OUT3 |  | 70 | 160 | 240 | mA |
| IoLD45 | Open-load detection current of OUT4 and OUT5 |  | 5 | 15 | 40 | mA |
| $\mathrm{t}_{\mathrm{dOL}}$ | Minimum duration of open-load condition to set the status bit |  | 500 |  | 3000 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ISC }}$ | Minimum duration of over-current condition to switch off the driver |  | 10 |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{dV}_{\text {OUT1 }} / \mathrm{dt}$ | Slew rate of OUT1 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \\ & \mathrm{I}_{\text {load }}= \pm 1.5 \mathrm{~A} \end{aligned}$ | 0.1 | 0.2 | 0.4 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{dV}_{\text {OUT23 }} / \mathrm{dt}$ | Slew rate of OUT2, OUT3 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \\ & \mathrm{I}_{\text {load }}= \pm 1.5 \mathrm{~A} \end{aligned}$ | 0.1 | 0.2 | 0.4 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{dV}_{\text {OUT } 45} / \mathrm{dt}$ | Slew rate of OUT4, OUT5 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \\ & \mathrm{I}_{\text {load }}=-0.8 \mathrm{~A} \end{aligned}$ | 0.1 | 0.2 | 0.4 | V/ $/ \mathrm{s}$ |

### 2.6 SPI - electrical characteristics

$\left(\mathrm{V}_{\mathrm{S}}=8\right.$ to $16 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5$ to $5.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin).

Table 12. Delay time from standby to active mode

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {set }}$ | Internal startup time | Switching from standby <br> to active mode. Time <br> until not Ready Bit goes <br> low. |  | 80 | 300 | $\mu \mathrm{~s}$ |

Table 13. Inputs: CSN, CLK, PWM1/2 and DI

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {inL }}$ | Input low level | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1.5 | 2.0 |  | V |
| $\mathrm{~V}_{\text {inH }}$ | Input high level | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 3.0 | 3.5 | V |
| $\mathrm{~V}_{\text {inHyst }}$ | Input hysteresis | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.5 |  |  | V |
| $\mathrm{I}_{\mathrm{CSN} \text { in }}$ | Pull up current at input CSN | $\mathrm{V}_{\mathrm{CSN}}=3.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -50 | -25 | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CLK} \text { in }}$ | Pull down current at input CLK | $\mathrm{V}_{\mathrm{CLK}}=1.5 \mathrm{~V}$ | 10 | 25 | 50 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{DI} \text { in }}$ | Pull down current at input DI | $\mathrm{V}_{\mathrm{DI}}=1.5 \mathrm{~V}$ | 10 | 25 | 50 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{EN}}$ in | Pull down resistance at input <br> EN |  | 100 | 210 | 480 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance at input <br> $\mathrm{CLK}, \mathrm{DI}$ and $P W M$ | $\mathrm{~V}_{\mathrm{CC}}=0$ to 5.3 V |  | 10 | 15 | pF |

Note: $\quad$ Value of input capacity is not measured in production test. Parameter guaranteed by design.
Table 14. DI timing ${ }^{(1)}$

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CLK }}$ | Clock period | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 1000 |  |  | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock high time | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| $\mathrm{t}_{\mathrm{CLKL}}$ | Clock low time | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| $\mathrm{t}_{\text {set }}$ CSN | CSN setup time, CSN low <br> before rising edge of CLK | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| $\mathrm{t}_{\text {set CLK }}$ | CLK setup time, CLK high <br> before rising edge of CSN | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 400 |  |  | ns |
| $\mathrm{t}_{\text {set }} \mathrm{DI}$ | DI setup time | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 200 |  |  | ns |
| $\mathrm{t}_{\text {hold time }}$ | DI hold time | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 200 |  |  | ns |

Table 14. Dl timing ${ }^{(1)}$ (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r} \text { in }}$ | Rise time of input signal DI, <br> CLK, CSN | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{f} \text { in }}$ | Fall time of input signal DI, <br> CLK, CSN | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 100 | ns |

1. See Figure 3 and Figure 4

Note: $\quad$ DI timing parameters tested in production by a passed/failed test:
$T j=-40^{\circ} \mathrm{C} /+25^{\circ} \mathrm{C}$ : SPI communication @2MHZ.
$T j=+125^{\circ} \mathrm{C}$ : SPI communication @1.25MHZ.
Table 15. DO

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DOL}}$ | Output low level | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-4 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $\mathrm{~V}_{\mathrm{DOH}}$ | Output high level | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}$ <br> -0.4 | $\mathrm{V}_{\mathrm{CC}}$ <br> -0.2 |  | V |
| $\mathrm{I}_{\mathrm{DOLK}}$ | Tristate leakage current | $\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\mathrm{CC}}$, <br> $\mathrm{OV}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{DO}}{ }^{(1)}$ | Tristate input capacitance | $\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\mathrm{CC}}$, <br> $0 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.3 \mathrm{~V}$ |  | 10 | 15 | pF |

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 16. $\quad$ DO timing ${ }^{(1)}$

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ DO | DO rise time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=-1 \mathrm{~mA}$ |  | 80 | 140 | ns |
| $\mathrm{t}_{\mathrm{f}}$ DO | DO fall time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=1 \mathrm{~mA}$ |  | 50 | 100 | ns |
| $\mathrm{t}_{\text {en DO tri } \mathrm{L}}$ | DO enable time <br> from tristate to low level | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=1 \mathrm{~mA}$ <br> pull-up load to $\mathrm{V}_{\mathrm{CC}}$ |  | 100 | 250 | ns |
| $\mathrm{t}_{\text {dis DO L tri }}$ | DO disable time <br> from low level to tristate | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=4 \mathrm{~mA}$ <br> pull-up load to $\mathrm{V}_{\mathrm{CC}}$ |  | 380 | 450 | ns |
| $\mathrm{t}_{\text {en DO tri H }}$ | DO enable time <br> from tristate to high level | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{l}_{\text {load }}=-1 \mathrm{~mA}$ <br> pull-down load to GND |  | 100 | 250 | ns |
| $\mathrm{t}_{\text {dis DO H tri }}$ | DO disable time <br> from high level to tristate | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=-4 \mathrm{~mA}$ <br> pull-down load to GND |  | 380 | 450 | ns |
| $\mathrm{t}_{\text {d DO }}$ | DO delay time | $\mathrm{V}_{\mathrm{DO}}<0.3 \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DO}}>0.7 \mathrm{~V}_{\mathrm{CC}}$, <br> $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 50 | 250 | ns |  |

[^0]Table 17. EN, CSN timing ${ }^{(1)}$

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| teN_CSN_LO | Minimum EN high before <br> sending first SPI frame, i.e. <br> CSN going low | Transfer of SPI-command <br> to input register |  | 20 | 50 | $\mu \mathrm{~s}$ |
| tCSN_HI,min | Minimum CSN HI time <br> between two SPI frames | Transfer of SPI-command <br> to input register | 2 | 4 | $\mu \mathrm{~s}$ |  |

1. See Figure 7

Figure 3. SPI - transfer timing diagram


Figure 4. SPI - input timing


Figure 5. SPI - DO valid data delay time and valid time


Figure 6. SPI - DO enable and disable time


Figure 7. SPI - driver turn-on/off timing, minimum CSN HI time


Figure 8. SPI - timing of status bit 0 (fault condition)


## 3 Application information

### 3.1 Dual power supply: $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{CC}}$

The power supply voltage $\mathrm{V}_{\mathrm{S}}$ supplies the half bridges and the high side drivers. An internal charge-pump is used to drive the high side switches. The logic supply voltage $\mathrm{V}_{\mathrm{CC}}$ (stabilized 5 V ) is used for the logic part and the SPI of the device. Due to the independent logic supply voltage the control and status information will not be lost, if there are temporary spikes or glitches on the power supply voltage. In case of power-on ( $\mathrm{V}_{\mathrm{CC}}$ increases from under voltage to $\mathrm{V}_{\text {POR OFF }}=4.0 \mathrm{~V}$, typical) the circuit is initialized by an internally generated power-on-reset (POR).

If the voltage $\mathrm{V}_{\mathrm{CC}}$ decreases under the minimum threshold ( $\mathrm{V}_{\mathrm{POR} \text { ON }}=3.6 \mathrm{~V}$, typical), the outputs are switched to tristate (high impedance) and the status registers are cleared.

### 3.2 Standby - mode

The standby mode of the L9951 is activated by switching the EN input do GND. All latched data will be cleared and the inputs and outputs are switched to high impedance. In the standby mode the current at $\mathrm{V}_{S}\left(\mathrm{~V}_{\mathrm{CC}}\right)$ is less than $3 \mu \mathrm{~A}(1 \mu \mathrm{~A})$ for $\mathrm{CSN}=$ high (DO in tristate). If EN is switched to 5 V the device will enter the active mode. In the active mode the chargepump and the supervisor functions are activated.

### 3.3 Inductive loads

Each half bridge is built by an internally connected high side and a low side power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1 to OUT3 without external free-wheeling diodes. The high side drivers OUT4 to OUT5 are intended to drive resistive loads. Hence only a limited energy ( $\mathrm{E}<0.5 \mathrm{~mJ}$ ) can be dissipated by the internal ESD-diodes in freewheeling condition. For inductive loads $(\mathrm{L}>50 \mu \mathrm{H})$ an external free-wheeling diode connected to GND and the corresponding output is needed.

### 3.4 Diagnostic functions

All diagnostic functions (over/open-load, power supply over-/undervoltage, temperature warning and thermal shutdown) are internally filtered and the condition has to be valid for at least $32 \mu$ s (open-load: 1 ms , respectively) before the corresponding status bit in the status registers will be set. The filters are used to improve the noise immunity of the device. Openload and temperature warning function are intended for information purpose and will not change the state of the output drivers. On contrary, the over load and thermal shutdown condition will disable the corresponding driver (over load) or all drivers (thermal shutdown), respectively. Without setting the over-current recovery bit in the Input Data Register to logic high, the microcontroller has to clear the over-current status bit to reactivate the corresponding driver. Each driver has a corresponding over-current recovery bit. If this bit is set, the device will automatically switch-on the outputs again after a short recovery time. The duty cycle in over-current condition can be programmed by the SPI interface (12\% or $25 \%$ ). With this feature the device can drive loads with start-up currents higher than the overcurrent limits (e.g. inrush current of lamps, cold resistance of motors and heaters).

### 3.5 Over-voltage and under-voltage detection

If the power supply voltage $\mathrm{V}_{\mathrm{S}}$ rises above the over-voltage threshold $\mathrm{V}_{\text {SOV OFF }}$ (typical 21 V ), the outputs OUT1 to OUT5 are switched to high impedance state to protect the load and the internal charge-pump is turned-off. When the voltage $\mathrm{V}_{\mathrm{S}}$ drops below the undervoltage threshold $\mathrm{V}_{\text {SUV OFF }}$ (UV-switch-OFF voltage), the output stages are switched to the high impedance to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). If the supply voltage $\mathrm{V}_{\mathrm{S}}$ recovers to normal operating voltage the output stages return to the programmed state (input register 0 : bit $12=0$ ). If the undervoltage / overvoltage recovery disable bit is set, the automatic turn-on of the drivers is deactivated. The microcontroller needs to clear the status bits to reactivate the drivers.

### 3.6 Temperature warning and thermal shutdown

If junction temperature rises above $T_{j}$ Tw a temperature warning flag is set and is detectable via the SPI. If junction temperature increases above the second threshold $T_{j S D}$, the thermal shutdown bit will be set and power DMOS transistors of all output stages are switched off to protect the device. In order to reactivate the output stages the junction temperature must decrease below $T_{j S D}-T_{j S D}$ HYS and the thermal shutdown bit has to be cleared by the microcontroller.

### 3.7 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least $1 \mathrm{~ms}\left(\mathrm{t}_{\mathrm{dOL}}\right)$ the corresponding open-load bit is set in the status register. Due to mechanical/electrical inertia of typical loads a short activation of the outputs (e.g. 3ms) can be used to test the open-load status without changing the mechanical/electrical state of the loads.

### 3.8 Over load detection

In case of an over-current condition a flag is set in the status register in the same way as open-load detection. If the over-current signal is valid for at least $\mathrm{t}_{\mathrm{ISC}}=32 \mu \mathrm{~s}$, the over-current flag is set and the corresponding driver is switched off to reduce the power dissipation and to protect the integrated circuit. If the over-current recovery bit of the output is zero the microcontroller has to clear the status bits to reactivate the corresponding driver.

### 3.9 Current monitor

The current monitor output sources a current image at the current monitor output which has a fixed ratio $(1 / 10000)$ of the instantaneous current of the selected high side driver. The bits 9,10 and 11 of the input data register 0 control which of the outputs OUT1 to OUT5 will be multiplexed to the current monitor output. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open- or overload condition. For example this can be used to detect the motor state (starting, free-running, stalled). Moreover, it is possible to regulate the power of the defroster more precise by measuring the monitor current.

### 3.10 PWM input

Each driver has a corresponding PWM enable bit which can be programmed by the SPI interface. If the PWM enable bit is set, the outputs OUT1 to OUT5 are controlled by the logically AND-combination of the signal applied to the PWM input and the output control bit in input data register1.

### 3.11 Cross-current protection

The three half-brides of the device are cross-current protected by an internal delay time. If one driver (LS or HS) is turned-off the activation of the other driver of the same half bridge will be automatically delayed by the cross-current protection time. After the cross-current protection time is expired the slew-rate limited switch-off phase of the driver will be changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior it is always guaranteed that the previously activated driver is totally turned-off before the opposite driver will start to conduct.

### 3.12 Programmable softstart function to drive loads with higher inrush current

Loads with start-up currents higher than the over-current limits (e.g. inrush current of lamps, start current of motors and cold resistance of heaters) can be driven by using the programmable softstart function (i.e. overcurrent recovery mode). Each driver has a corresponding over-current recovery bit. If this bit is set, the device will automatically switchon the outputs again after a programmable recovery time. The duty cycle in over-current condition can be programmed by the SPI interface to be about $12 \%$ or $25 \%$. The PWM modulated current will provide sufficient average current to power up the load (e.g. heat up the bulb) until the load reaches operating condition.

The device itself cannot distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example the microcontroller can switch on light bulbs by setting the over-current Recovery bit for the first 50 ms . After clearing the recovery bit the output will be automatically disabled if the overload condition still exits.

Figure 9. Example of programmable softstart function for inductive loads


## 4 Functional description of the SPI

### 4.1 Serial Peripheral Interface (SPI)

This device uses a standard SPI to communicate with a microcontroller. The SPI can be driven by a microcontroller with its SPI peripheral running in following mode: CPOL $=0$ and $\mathrm{CPHA}=0$.

For this mode, input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a build-in SPI. Only three CMOS-compatible output pins and one input pin will be needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN $=0$, the DO-pin will reflect the status bit 0 (fault condition) of the device which is a logical-or of all bits in the status registers 0 and 1. The microcontroller can poll the status of the device without the need of a full SPIcommunication cycle.

Note: $\quad$ In contrast to the SPI-standard the least significant bit (LSB) will be transferred first (see Figure 3).

### 4.2 Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) will be in high impedance state. A low signal will activate the output driver and a serial communication can be started.

The state when CSN is going low until the rising edge of CSN will be called a communication frame. If the CSN-input pin is driven above 7.5 V , the $\mathrm{L9951}$ will go into a test mode. In the test mode the DO will go from tristate to active mode.

### 4.3 Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and shifted into an internal 16 bit shift register. At the rising edge of the CSN signal the contents of the shift register will be transferred to Data Input Register.

The writing to the selected Data Input Register is only enabled if exactly 16 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: $\quad$ Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

### 4.4 Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the status bit 0 (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

### 4.5 Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal.

### 4.6 Input data register

The device has two input registers. The first bit (bit 0 ) at the DI-input is used to select one of the two input registers. All bits are first shifted into an input shift register. After the rising edge of CSN the contents of the input shift register will be written to the selected input data register only if a frame of exact 16 data bits are detected. Depending on bit 0 the contents of the selected status register will be transferred to DO during the current communication frame. Bit 1-8 control the behavior of the corresponding driver. The bits 9,10 and 11 are used to control the current monitor multiplexer. Bit 15 is used to reset all status bits in both status registers. The bits in the status registers will be cleared after the current communication frame (rising edge of CSN).

### 4.7 Status register

This devices uses two status registers to store and to monitor the state of the device. Bit 0 is used as a fault bit and is a logical-NOR combination of bits 1-14 in both status registers. The state of this bit can be polled by the microcontroller without the need of a full SPIcommunication cycle (see Figure 8.). If one of the over-current bits is set, the corresponding driver will be disabled. If the over-current recovery bit of the output is not set the microcontroller has to clear the over-current bit to enable the driver. If the thermal shutdown bit is set, all drivers will go into a high impedance state. Again the microcontroller has to clear the bit to enable the drivers.

### 4.8 Test mode

The test mode can be entered by rising the CSN input to a voltage higher than 7.5 V . In the test mode the inputs CLK, DI, PWM and the internal 2 MHz CLK can be multiplexed to data output DO for testing purpose. Furthermore the over-current thresholds are reduced by a factor of 4 to allow EWS testing at lower current. The internal logic prevents that the Hi -Side and Low-Side driver of the same half-bridge can be switched-on at the same time. In the test mode this combination is used to multiplex the desired signals to the CM output according to table 18 and 19.

Table 18. Test mode

| LS1 HS1 | LS2 HS2 | LS3 HS3 | DO | LS1 HS1 | LS2 HS2 | LS3 HS3 | CM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ! (both HI) | ! (both HI) | ! (both HI) | NoError | ! (both HI) | ! (both HI) | ! (both HI) | N.C |
| both HI | ! (both HI) | ! (both HI) | DI | both HI | ! (both HI) | ! (both HI) | Tsense1 |
| ! (both HI) | both HI | ! (both HI) | CLK | ! (both HI) | both HI | ! (both HI) | Tsense2 |
| both HI | both HI | ! (both HI) | INT_CLK | both HI | both HI | ! (both HI) | Tsense3 |
| ! (both HI) | ! (both HI) | both HI | PWM | ! (both HI) | ! (both HI) | both HI | Tsense4 |
|  |  |  |  | both HI | ! (both HI) | both HI | N.C |
|  |  |  |  | ! (both HI) | both HI | both HI | $5 \mu \mathrm{~A}$ Iref |
|  |  |  |  | both HI | both HI | both HI | Vbandgap |

Table 19. SPI - Input data and status register 0

| Input register 0 (write) |  |  | Status register 0 (read) |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Comment | Name | Comment |
| 15 | Reset bit | If reset bit is set both status registers will be cleared after rising edge of CSN input. | Always 1 | A broken VCC-or SPIconnection of the L9951 can be detected by the microcontroller, because all 16 bits low or high is not a valid frame. |
| 14 | Disable openload | If the disable open-load bit is set, the open-load status bits will be ignored for the NonErrorBit calculation. | $V_{S}$ <br> over-voltage | In case of an over-voltage or undervoltage event the corresponding bit is set and the outputs are deactivated. |
| 13 | OC recovery duty cycle 0: 12\% 1: 25\% | This bit defines in combination with the overcurrent recovery bit (input register 1) the duty cycle in over-current condition of an activated driver. If temperature warning bit is set, L9951 will always use the lower duty cycle | $V_{S}$ undervoltage | If VS voltage recovers to normal operating conditions outputs are reactivated automatically. |
| 12 | Overvoltage/ under-voltage recovery disable | If this bit is set the microcontroller has to clear the status register after undervoltage/overvoltage event to enable the outputs. | Thermal shutdown | In case of an thermal shutdown all outputs are switched off. The microcontroller has to clear the TSD bit by setting the reset bit to reactivate the outputs. |

Table 19. SPI - Input data and status register 0 (continued)

| Input register 0 (write) |  | Status register 0 (read) |  |  |  |
| :---: | :---: | :--- | :--- | :--- | :--- |
| Bit | Name | Comment |  | Name | Comment |

Table 20. SPI - Input data and status register 1

| Input register 1 (write) |  |  | Status register 1 (read) |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Comment | Name | Comment |
| 15 | Not used |  | Always 1 | A broken VCC-or SPIconnection of the L9951 can be detected by the microcontroller, because all 16 bits low or high is not a valid frame. |
| 14 | Not used |  | $\mathrm{V}_{\text {S }}$ over-voltage | In case of an over-voltage or undervoltage event the corresponding bit is set and the outputs are deactivated. |
| 13 | Not used |  | $\mathrm{V}_{\mathrm{S}}$ undervoltage | In case of an over-voltage or undervoltage event the corresponding bit is set and the outputs are deactivated. |
| 12 | Not used |  | Thermal shutdown | In case of an thermal shutdown all outputs are switched off. The microcontroller has to clear the TSD bit by setting the reset bit to reactivate the outputs. |
| 11 | Not used |  | Temperature warning | This bit is for information purpose only. It can be used for a thermal management by the microcontroller to avoid a thermal shutdown. |

Table 20. SPI - Input data and status register 1 (continued)

| Input register 1 (write) |  |  | Status register 1 (read) |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Comment | Name | Comment |
| 10 | OUT5 OC recovery enable | In case of an over-current event the over-current status bit (status register 0 ) is set and the output is switched off. If the overcurrent recovery enable bit is set the output will be automatically reactivated after a delay time resulting in a PWM modulated current with a programmable duty cycle (Bit 13 of Input data register 1). | Not ready bit | After switching the device from standby mode to active mode an internal timer is started to allow charge pump to settle before the outputs can be activated. This bit is cleared automatically after start up time has finished. Since this bit is controlled by internal clock it can be used for synchronizing testing events(e.g. measuring filter times). |
| 9 | OUT4 OC recovery enable |  | 0 | Not used. |
| 8 | OUT3 OC recovery enable | Depending on occurrence of overcurrent event and internal clock phase it is possible that one recovery cycle is executed even if this bit is set to zero. | OUT5-HS open-load | The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least $1 \mathrm{~ms}\left(\mathrm{t}_{\mathrm{doL}}\right)$ the corresponding open-load bit is set. Due to mechanical /electrical inertia of typical loads a short activation of the outputs (e.g. 3ms) can be used to test the open-load status without changing the mechanical/electrical state of the loads. |
| 7 | OUT2 OC recovery enable |  | OUT4-HS open-load |  |
| 6 | OUT1 OC recovery enable |  | OUT3-HS open-load |  |
| 5 | OUT5 PWM enable | If the PWM enable bit is set and the output is enabled (input register 0) the output is switched on if PWM input is high and switched off if PWM input is low. | OUT3-LS open-load |  |
| 4 | OUT4 PWM enable |  | OUT2-HS open-load |  |
| 3 | OUT3 PWM enable |  | OUT2-LS open-load |  |
| 2 | OUT2 PWM enable |  | OUT1-HS open-load |  |
| 1 | OUT1 PWM enable |  | OUT1-LS open-load |  |
| 0 |  | 1 | No error bit | A logical NOR-combination of all bits 1 to 14 in both status registers. If bit 14 (Disable Open-Load) is set, the openload status will be ignored |

## 5 Packages thermal data

Figure 10. Packages thermal data


## 6 Package and packing information

### 6.1 ECOPACK ${ }^{\circledR}$ packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com.
ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 6.2 PowerSO-36 ${ }^{\text {TM }}$ package information

Figure 11. PowerSO-36TM package dimensions


Table 21. PowerSO-36TM mechanical data

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A |  |  | 3.60 |
| a1 | 0.10 |  | 0.30 |
| a2 |  |  | 3.30 |
| a3 | 0 |  | 0.10 |
| b | 0.22 |  | 0.38 |
| c | 0.23 |  | 0.32 |

Table 21. PowerSO-36 ${ }^{\mathrm{TM}}$ mechanical data (continued)

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| D * $^{*}$ | 15.80 |  | 16.00 |
| D1 | 9.40 |  | 9.80 |
| E | 13.90 |  | 14.5 |
| E1 * | 10.90 |  | 11.10 |
| E2 |  |  | 2.90 |
| E3 | 5.80 |  | 6.20 |
| e |  |  | 11.05 |
| G | 0 |  | 15.90 |
| H | 15.50 |  | 1.10 |
| h |  |  | 1.10 |
| L | 0.8 |  | 10 deg |
| N |  |  | 8 deg |
| R |  |  |  |

### 6.3 PowerSSO-36 ${ }^{\text {TM }}$ package information

Figure 12. PowerSSO-36 ${ }^{\text {TM }}$ package dimensions


Table 22. PowerSSO-36TM mechanical data

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | - | - | 2.45 |
| A2 | 2.15 | - | 2.35 |
| a1 | 0 | - | 0.1 |
| b | 0.18 | - | 0.36 |
| c | 0.23 | - | 0.32 |
| D * $^{*}$ | 10.10 | - | 10.50 |
| E | 7.4 | 0.5 | 7.6 |
| e | - | - | - |
| e3 | - | - | - |
| F | - | - | 0.1 |
| G1 | - | - | 0.06 |
| H | 10.1 | - | 10.5 |
| h | $0^{\circ}$ | - | 0.4 |
| k | 0.55 | $8^{\circ}$ |  |
| L | - |  | 0.85 |
| N |  |  | 10 deg |

Table 22. PowerSSO-36 ${ }^{\mathrm{TM}}$ mechanical data (continued)

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| X | 4.3 | - | 5.2 |
| Y | 6.9 | - | 7.5 |

### 6.4 PowerSO-36 ${ }^{\text {TM }}$ packing information

Figure 13. PowerSO-36 ${ }^{\text {TM }}$ tube shipment (no suffix)


Figure 14. PowerSO- $36^{\text {TM }}$ tape and reel shipment (suffix "TR")


### 6.5 PowerSSO-36 ${ }^{\text {TM }}$ packing information

Figure 15. PowerSSO- $36^{\text {TM }}$ tube shipment (no suffix)



All dimensions are in mm.

Figure 16. PowerSSO-36 ${ }^{\text {TM }}$ tape and reel shipment (suffix "TR")


REEL DIMENSIONS

| Base Qty | 1000 |
| :--- | :---: |
| Bulk Qty | 1000 |
| A (max) | 330 |
| B (min) | 1.5 |
| C ( $\mathbf{0 . 2})$ | 13 |
| F | 20.2 |
| G (+2 / -0) | 24.4 |
| N (min) | 100 |
| T (max) | 30.4 |

TAPE DIMENSIONS
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

| Tape width | $\mathbf{W}$ | 24 |
| :--- | :---: | :---: |
| Tape Hole Spacing | P0 ( $\mathbf{0 0 . 1})$ | 4 |
| Component Spacing | $\mathbf{P}$ | 12 |
| Hole Diameter | $\mathbf{D}( \pm \mathbf{0 . 0 5 )}$ | 1.55 |
| Hole Diameter | D1 (min) | 1.5 |
| Hole Position | F ( $\mathbf{0 . 1})$ | 11.5 |
| Compartment Depth | K (max) | 2.85 |
| Hole Spacing | P1 ( $\mathbf{0 . 1} \mathbf{1})$ | 2 |

".


User Direction of Feed


## 7 Revision history

Table 23. Document revision history

| Date | Revision | Description of changes |
| :---: | :---: | :---: |
| Mar-2004 | 1 | First issue |
| Jun-2005 | 2 | Added PowerSO-36 ${ }^{\text {TM }}$ package information, PowerSO-36 ${ }^{\text {TM }}$ package information. |
| Jul-2005 | 3 | Updated Figure 1.: Block diagram . |
| Sep-2005 | 4 | Note 1 removal; Updated Figure 10.: Packages thermal data. |
| Feb-2006 | 5 | Updated Table 4.: ESD protection. |
| 15-Nov-2007 | 6 | Document restructured and reformatted. <br> Added PowerSO-36TM packing information and PowerSSO-36TM packing information. |
| 24-Jun-2009 | 7 | Table 22: PowerSSO-36 ${ }^{\text {TM }}$ mechanical data: <br> - Deleted A (min) value <br> - Changed A (max) value from 2.47 to 2.45 <br> - Changed A2 (max) value from 2.40 to 2.35 <br> - Changed a1 (max) value from 0.075 to 0.1 <br> - Added F and k rows |
| 14-May-2010 | 8 | Table 22: PowerSSO-36 ${ }^{\text {TM }}$ mechanical data: <br> - Changed X: minimum value from 4.1 to 4.3 and maximum value from 4.7 to 5.2 <br> - Changed $Y$ : minimum value from 6.5 to 6.9 and maximum value from 7.1 to 7.5 |
| 22-Sep-2013 | 9 | Updated Disclaimer. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.
All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G


[^0]:    1. See Figure 5 and Figure 6.
