L99DZ100G, L99DZ100GP

## Automotive door module with LIN and HS-CAN (L99DZ100G) or HS-CAN supporting selective wake up (L99DZ100GP)



## Features

- AEC Q100 compliant qualified
- 1 half bridge for 7.5 A load $\left(\mathrm{R}_{\mathrm{ON}}=100 \mathrm{~m} \Omega\right)$
- 1 half bridge for 7.5 A load $\left(\mathrm{R}_{\mathrm{ON}}=150 \mathrm{~m} \Omega\right)$
- 2 half bridges for 0.5 A load $\left(\mathrm{R}_{\mathrm{ON}}=2000 \mathrm{~m} \Omega\right)$
- 2 half bridges for 3 A load $\left(\mathrm{R}_{\mathrm{ON}}=300 \mathrm{~m} \Omega\right)$
- 1 configurable high-side driver for up to 1.5 A $\left(\mathrm{R}_{\mathrm{ON}}=500 \mathrm{~m} \Omega\right)$ or $0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega\right)$ load
- 1 configurable high-side driver for 0.8 A $\left(\mathrm{R}_{\mathrm{ON}}=800 \mathrm{~m} \Omega\right)$ or $0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega\right)$ load
- 3 configurable high-side drivers for $0.15 \mathrm{~A} / 0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=2 \Omega\right)$
- 1 configurable high-side driver for $0.25 \mathrm{~A} / 0.5 \mathrm{~A}$ ( $\mathrm{R}_{\mathrm{ON}}=2 \Omega$ ) to supply EC Glass MOSFET
- 4 configurable high-side drivers for $0.15 \mathrm{~A} / 0.25 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=5 \Omega\right)$
- Internal 10bit PWM timer for each stand-alone high-side driver
- Buffered supply for voltage regulators and 2 high-side drivers (OUT15 \& OUT_HS / both P-channel) to supply e.g. external contacts
- Programmable soft-start function to drive loads with higher inrush currents as current limitation value (for OUT1-6, OUT7, OUT8 and OUT_HS) with thermal expiration feature
- All the embedded outputs come with protection and supervision features:
- Current Monitor (high-side only)
- Open-load
- Overcurrent
- Thermal warning
- Thermal shutdown
- Fully protected driver for external MOSFETs in H-bridge configuration or dual Half bridge configuration
- Fully protected driver for external high-side MOSFET
- Control block for electro-chromic element
- Two 5 V voltage regulators for microcontroller and peripheral supply
- Programmable reset generator for power-on and undervoltage
- Configurable window watchdog
- LIN 2.2a compliant (SAEJ2602 compatible) transceiver
- Advanced high speed CAN transceiver (ISO 11898-2:2003 /-5:2007 and SAE J2284 compliant) with local failure and bus failure diagnosis and selective wake-up functionality according to ISO 11898-6:2013
- Separated (Isolated) fail-safe block with 2 LS $\left(R_{\mathrm{ON}}=1 \Omega\right)$ to pull down the gates of the external HS MOSFETs
- Thermal clusters
- A/D conversion of supply voltages and internal temperature sensors
- Embedded and programmable VS duty cycle adjustment for LED driver outputs


## Applications

Door zone applications.

Table 1. Device summary

| Package | Variant | Order codes |  |
| :---: | :--- | :---: | :---: |
|  |  | Tray | Tape and reel |
| LQFP-64 epad | High Speed CAN Transceiver with partial networking <br> (ISO 11898-6:2013) | L99DZ100GP | L99DZ100GPTR |
| LQFP-64 epad | High Speed CAN Transceiver (ISO 11898-2:2003 <br> and 11898-5:2007) | L99DZ100G | L99DZ100GTR |

Product label


## Contents

1 Description ..... 14
2 Block diagram and pin descriptions ..... 15
3 Electrical specifications ..... 20
3.1 Absolute maximum ratings ..... 20
3.2 ESD protection ..... 22
3.3 Thermal data ..... 23
3.3.1 LQFP64 thermal data ..... 23
3.4 Electrical characteristics ..... 27
3.4.1 Supply and supply monitoring ..... 27
3.4.2 Oscillator ..... 29
3.4.3 Power-on reset (VSREG) ..... 29
3.4.4 Voltage regulator V1 ..... 30
3.4.5 Voltage regulator V2 ..... 31
3.4.6 Reset output ..... 32
3.4.7 Watchdog timing ..... 34
3.4.8 Current monitor output (CM) ..... 36
3.4.9 Charge pump ..... 37
3.4.10 Outputs OUT1 - OUT15, OUT_HS, ECV, ECDR ..... 38
3.4.11 Power outputs switching times ..... 40
3.4.12 Current monitoring ..... 41
3.4.13 Heater ..... 43
3.4.14 H -bridge driver ..... 44
3.4.15 Gate drivers for the external Power-MOS switching times ..... 45
3.4.16 Drain source monitoring external H-bridge ..... 48
3.4.17 Drain source monitoring external heater MOSFET ..... 49
3.4.18 Open-load monitoring external H -bridge ..... 49
3.4.19 Open-load monitoring external heater MOSFET ..... 50
3.4.20 Electro-chrome mirror driver ..... 50
3.4.21 Fail safe low-side switch ..... 51
3.4.22 Wake up input WU ..... 52
3.4.23 High speed CAN transceiver ..... 52
3.4.24 LIN transceiver ..... 58
3.4.25 SPI ..... 61
3.4.26 Inputs TxD_C and TxD_L for Flash mode ..... 63
3.4.27 Inputs DIRH, PWMH ..... 64
3.4.28 Debug input ..... 64
3.4.29 ADC characteristics ..... 64
3.4.30 Temperature diode characteristics ..... 65
3.4.31 Interrupt outputs ..... 65
3.4.32 Timer1 and Timer2 ..... 66
3.4.33 SGND loss comparator ..... 69
4 Application information ..... 70
4.1 Supply $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {SREG }}$ ..... 70
4.2 Voltage regulators ..... 70
4.2.1 Voltage regulator: V1 ..... 70
4.2.2 Voltage regulator: V2 ..... 71
4.2.3 Voltage regulator failure ..... 71
4.2.4 Short to ground detection ..... 71
4.2.5 Voltage regulator behavior ..... 72
4.3 Operating modes ..... 72
4.3.1 Active mode ..... 72
4.3.2 Flash modes ..... 73
4.3.3 SW-debug mode ..... 73
4.3.4 V1_standby mode ..... 74
4.3.5 Interrupt ..... 74
4.3.6 CAN wake-up signalization ..... 75
4.3.7 VBAT_standby mode ..... 76
4.4 Wake-up from Standby modes ..... 76
4.4.1 Wake up input ..... 77
4.5 Functional overview (truth table) ..... 77
4.6 Configurable window watchdog ..... 79
4.6.1 Change watchdog timing ..... 82
4.7 Fail-safe mode ..... 82
4.7.1 Temporary failures ..... 82
4.7.2 Non-recoverable failures - forced Vbat_standby mode ..... 83
4.8 Reset output (NReset) ..... 84
4.9 LIN Bus Interface ..... 85
4.9.1 Features ..... 85
4.9.2 Error handling ..... 86
4.9.3 Wake up from Standby modes ..... 86
4.9.4 Receive-only mode ..... 87
4.10 High-speed CAN bus transceiver ..... 87
4.10.1 Features: ..... 88
4.10.2 CAN transceiver operating modes ..... 89
4.10.3 Automatic voltage biasing ..... 90
4.10.4 Wake-up by CAN ..... 90
4.10.5 CAN looping ..... 92
4.10.6 Pretended networking ..... 92
4.10.7 CAN error handling ..... 92
4.11 Serial Peripheral Interface (ST SPI Standard) ..... 93
4.12 Power supply failure ..... 94
4.12.1 $\quad \mathrm{V}_{\mathrm{S}}$ supply failure ..... 94
4.12.2 $\quad V_{\text {SREG }}$ supply failure ..... 95
4.13 Temperature warning and thermal shutdown ..... 97
4.14 Power outputs OUT1.. 15 and OUT_HS ..... 98
4.15 Auto-recovery alert and thermal expiration ..... 99
4.16 Charge pump ..... 101
4.17 Inductive loads ..... 102
4.18 Open-load detection ..... 102
4.19 Overcurrent detection ..... 102
4.20 Current monitor ..... 102
4.21 PWM mode of the power outputs ..... 102
4.22 Cross-current protection ..... 102
4.23 Programmable soft-start function to drive loads with higher inrush current ..... 103
4.24 H-bridge control ..... 105
4.25 H-bridge driver slew-rate control ..... 107
4.26 Resistive low ..... 107
4.27 Short circuit detection / drain source monitoring ..... 108
4.28 H-bridge monitoring in off-mode ..... 108
4.29 Programmable cross current protection ..... 111
4.30 Power window H-bridge safety switch off block ..... 111
4.31 Heater MOSFET Driver ..... 113
4.32 Controller of electro-chromic glass ..... 114
4.33 Temperature warning and shutdown ..... 115
4.34 Thermal clusters ..... 116
$4.35 \quad \mathrm{~V}_{\mathrm{S}}$ compensation (duty cycle adjustment) module ..... 117
4.36 Analog digital converter ..... 118
5 Serial Peripheral Interface (SPI) ..... 120
5.1 ST SPI 4.0 ..... 120
5.1.1 Physical layer ..... 121
5.2 Signal description ..... 121
5.2.1 Clock and Data Characteristics ..... 122
5.2.2 Communication protocol ..... 123
5.2.3 Address definition ..... 126
5.2.4 Protocol failure detection ..... 132
6 Application ..... 134
7 SPI Registers ..... 135
7.1 Global Status Byte GSB ..... 135
7.2 Control register overview ..... 139
7.3 Status register overview ..... 144
7.4 Control registers ..... 146
7.4.1 Control Register CR1 (0x01) ..... 146
7.4.2 Control Register CR2 (0x02) ..... 149
7.4.3 Control Register CR3 (0x03) ..... 152
7.4.4 Control Register CR4 (0x04) ..... 154
7.4.5 Control Register CR5 (0x05) ..... 156
7.4.6 Control Register CR6 (0x06) ..... 158
7.4.7 Control Register CR7 (0x07) ..... 159
7.4.8 Control Register CR8 (0x08) ..... 161
7.4.9 Control Register CR9 (0x09) ..... 162
7.4.10 Control Register CR10 (0x0A) ..... 163
7.4.11 Control Register CR11 (0x0B) ..... 165
7.4.12 Control Register CR12 (0x0C) ..... 166
7.4.13 Control Register CR13 (0x0D) to CR17 (0x11) ..... 167
7.4.14 Control Register CR18 ( $0 \times 12$ ) to CR22 ( $0 \times 16$ ) ..... 168
7.4.15 Control Register CR23 (0x17) ..... 170
7.4.16 Control Register CR24 (0x18) ..... 170
7.4.17 Control Register CR25 (0x19) ..... 172
7.4.18 Control Register CR26 (0x1A) ..... 172
7.4.19 Control Register CR27 (0x1B) ..... 173
7.4.20 Control Register CR28 (0x1C) ..... 173
7.4.21 Control Register CR29 (0x1D) ..... 174
7.4.22 Control Register CR34 (0x22) ..... 174
7.4.23 Configuration Register (0x3F) ..... 175
7.5 Status Registers ..... 178
7.5.1 Status Register SR1 (0x31) ..... 178
7.5.2 Status Register SR2 (0x32) ..... 180
7.5.3 Status Register SR3 (0x33) ..... 182
7.5.4 Status Register SR4 (0x34) ..... 184
7.5.5 Status Register SR5 ( $0 \times 35$ ) ..... 185
7.5.6 Status Register SR6 (0x36) ..... 187
7.5.7 Status Register SR7 (0x37) to SR9 (0x39) ..... 188
7.5.8 Status Register SR10 (0x3A) ..... 189
7.5.9 Status Register SR11 (0x3B) ..... 190
7.5.10 Status Register SR12 (0x3C) ..... 191
8 Package information ..... 193
8.1 LQFP-64 package information ..... 193
8.2 LQFP-64 marking information ..... 195
9 Revision history ..... 196

## List of tables

Table 1. Device summary ..... 2
Table 2. Pin definitions and functions ..... 15
Table 3. Absolute maximum ratings ..... 20
Table 4. ESD protection ..... 22
Table 5. Operating junction temperature ..... 23
Table 6. Temperature warning and thermal shutdown ..... 23
Table 7. Supply and supply monitoring ..... 28
Table 8. Oscillator. ..... 29
Table 9. Power-on reset ( $\mathrm{V}_{\text {SREG }}$ ) ..... 29
Table 10. Voltage regulator V 1 ..... 30
Table 11. Voltage regulator V2 ..... 31
Table 12. Reset output ..... 32
Table 13. Watchdog timing ..... 34
Table 14. Current monitor output (CM) ..... 36
Table 15. Charge pump electrical characteristics. ..... 37
Table 16. Outputs OUT1 - OUT15, OUT_HS, ECV, ECDR ..... 38
Table 17. Power outputs switching times ..... 40
Table 18. Current monitoring ..... 41
Table 19. Heater. ..... 43
Table 20. H-bridge driver ..... 44
Table 21. Gate drivers for the external Power-MOS switching times ..... 45
Table 22. Drain source monitoring external H-bridge . ..... 48
Table 23. Drain source monitoring external heater MOSFET ..... 49
Table 24. Open-load monitoring external H-bridge. ..... 49
Table 25. Open-load monitoring external heater MOSFET ..... 50
Table 26. Electro-chrome mirror driver ..... 50
Table 27. Fail safe low-side switch ..... 51
Table 28. Wake-up inputs. ..... 52
Table 29. CAN communication operating range ..... 52
Table 30. CAN transmit data input: pin TxDC. ..... 53
Table 31. CAN receive data output: Pin RxDC. ..... 53
Table 32. CAN transmitter dominant output characteristics ..... 53
Table 33. CAN transmitter recessive output characteristics, CAN normal mode ..... 54
Table 34. CAN transmitter recessive output characteristics, CAN low-power mode, biasing active ..... 54
Table 35. CAN transmitter recessive output characteristics, CAN low-power mode, biasing inactive 55
Table 36. CAN receiver input characteristics during CAN normal mode ..... 55
Table 37. CAN receiver input characteristics during CAN low power mode, biasing active ..... 55
Table 38. CAN Receiver input characteristics during CAN Low power mode, biasing inactive ..... 56
Table 39. CAN receiver input resistance biasing active ..... 56
Table 40. CAN transceiver delay ..... 56
Table 41. Maximum leakage currents on CAN_H and CAN_L, unpowered ..... 57
Table 42. Biasing control timings ..... 57
Table 43. LIN transmit data input: pin TxD ..... 58
Table 44. LIN receive data output: pin RxD ..... 58
Table 45. LIN transmitter and receiver: pin LIN ..... 58
Table 46. LIN transceiver timing ..... 60
Table 47. Input: CSN ..... 61
Table 48. Inputs: CLK, DI ..... 61
Table 49. DI, CLK and CSN timing ..... 62
Table 50. Output: DO ..... 62
Table 51. DO timing ..... 62
Table 52. CSN timing ..... 63
Table 53. Inputs: TxD_C and TxD_L for Flash mode ..... 63
Table 54. Inputs DIRH, PWMH ..... 64
Table 55. Debug input ..... 64
Table 56. ADC characteristics ..... 64
Table 57. Temperature diode characteristics ..... 65
Table 58. Interrupt outputs ..... 65
Table 59. Timer1 and Timer2 ..... 66
Table 60. SGND loss comparator. ..... 69
Table 61. CAN wake-up signalization ..... 75
Table 62. Wake-up events description ..... 76
Table 63. Status of different functions/features vs operating modes ..... 77
Table 64. Temporary failures description ..... 83
Table 65. Non-recoverable failure ..... 84
Table 66. Power output settings ..... 99
Table 67. H-bridge control truth table ..... 106
Table 68. H-bridge monitoring in off-mode ..... 110
Table 69. Heater MOSFET control truth table ..... 114
Table 70. Thermal cluster definition ..... 117
Table 71. Operation codes ..... 123
Table 72. Global Status Byte ..... 125
Table 73. Device application access ..... 126
Table 74. Device information read access ..... 126
Table 75. RAM address range ..... 126
Table 76. ROM address range ..... 127
Table 77. Information Registers Map ..... 128
Table 78. SPI Mode Register ..... 129
Table 79. Burst Read Bit. ..... 129
Table 80. SPI Data Length ..... 130
Table 81. Data Consistency Check ..... 130
Table 82. WD Type/Timing ..... 130
Table 83. WD bit position ..... 131
Table 84. Global Status Byte (GSB) ..... 135
Table 85. GSB signals description ..... 135
Table 86. Control register overview ..... 139
Table 87. Status register overview ..... 144
Table 88. Control Register CR1 ..... 146
Table 89. CR1 signals description ..... 146
Table 90. Wake-up input1 filter configuration ..... 148
Table 91. CAN transceiver mode ..... 148
Table 92. Voltage regulator V2 configuration ..... 149
Table 93. Standby transition configuration ..... 149
Table 94. Control Register CR2 ..... 149
Table 95. CR2 signals description ..... 149
Table 96. Configuration of Timer x on-time ..... 151
Table 97. Control Register CR3 ..... 152
Table 98. CR3 signals description ..... 153
Table 99. Control Register CR4 ..... 154
Table 100. CR4 signals description ..... 154
Table 101. Control Register CR5 ..... 156
Table 102. CR5 signals description ..... 156
Table 103. OUTx Configuration bits ..... 157
Table 104. Control Register CR6 ..... 158
Table 105. CR6 signals description ..... 158
Table 106. Control Register CR7 ..... 159
Table 107. CR7 signals description ..... 159
Table 108. Half-bridge minimum ON time and related overcurrent recovery frequency ..... 160
Table 109. High-side minimum ON time and related overcurrent recovery frequency ..... 160
Table 110. Control Register CR8 ..... 161
Table 111. CR8 signals description ..... 161
Table 112. Control Register CR9 ..... 162
Table 113. CR9 signals description ..... 162
Table 114. Control Register CR10 ..... 163
Table 115. CR10 signals description ..... 163
Table 116. Control Register CR11 ..... 165
Table 117. CR11 signals description ..... 165
Table 118. Control Register CR12 ..... 166
Table 119. CR12 signals description ..... 166
Table 120. Control Register CR13 to CR17 ..... 167
Table 121. CR13 to CR17 signals description ..... 168
Table 122. Control Register CR18 ..... 168
Table 123. CR18 to CR22 signals description ..... 169
Table 124. Control Register CR23 ..... 170
Table 125. CR23 signals description ..... 170
Table 126. Control Register CR24 ..... 170
Table 127. CR24 signals description ..... 170
Table 128. Control Register CR25 ..... 172
Table 129. CR25 signals description ..... 172
Table 130. Control Register CR26 ..... 172
Table 131. CR26 signals description ..... 172
Table 132. Control Register CR27 ..... 173
Table 133. CR27 signals description ..... 173
Table 134. Control Register CR28 ..... 173
Table 135. CR28 signals description ..... 174
Table 136. Control Register CR29 ..... 174
Table 137. CR29 signals description ..... 174
Table 138. Control Register CR34 ..... 174
Table 139. CR34 signals description ..... 175
Table 140. Configuration Register ..... 175
Table 141. CR signals description ..... 175
Table 142. Status Register SR1 (0x31) ..... 178
Table 143. SR1 signals description ..... 178
Table 144. Status Register SR2 (0x32) ..... 180
Table 145. SR2 signals description ..... 180
Table 146. Status Register SR3 (0x33) ..... 182
Table 147. SR3 signals description ..... 183
Table 148. Status Register SR4 (0x34) ..... 184
Table 149. SR4 signals description ..... 184
Table 150. Status Register SR5 (0x35) ..... 185
Table 151. SR5 signals description ..... 186
Table 152. Status Register SR6 (0x36) ..... 187
Table 153. SR6 signals description ..... 187
Table 154. Status Register SR7 (0x37) to SR9 (0x39) ..... 188
Table 155. SR7 to SR9 signals description ..... 188
Table 156. Status Register SR10 (0x3A) ..... 189
Table 157. SR10 signals description ..... 189
Table 158. Status Register SR11 (0x3B) ..... 190
Table 159. SR11 signals description ..... 190
Table 160. Status Register SR12 (0x3B) ..... 191
Table 161. SR12 signals description ..... 191
Table 162. LQFP-64 mechanical data ..... 193
Table 163. Document revision history ..... 196

## List of figures

Figure 1. Block diagram ..... 15
Figure 2. Pin connection (top view) ..... 19
Figure 3. Activation profile 1 ..... 24
Figure 4. Activation profile 1 (first cycle) ..... 25
Figure 5. Activation profile 2 ..... 26
Figure 6. Activation profile 2 (first cycle) ..... 26
Figure 7. LQFP64 package and PCB thermal configuration ..... 27
Figure 8. Voltage regulator V1 characteristics (quiescent current and accuracy) ..... 31
Figure 9. Watchdog timing ..... 35
Figure 10. Watchdog early, late and safe windows ..... 36
Figure 11. H-driver delay times ..... 47
Figure 12. IGHxr ranges ..... 47
Figure 13. IGHxf ranges ..... 48
Figure 14. LIN transmit, receive timing ..... 61
Figure 15. SPI - transfer timing diagram ..... 66
Figure 16. SPI input timing. ..... 67
Figure 17. SPI output timing ..... 68
Figure 18. SPI CSN - output timing ..... 69
Figure 19. SPI - CSN high to low transition and global status bit access ..... 69
Figure 20. Voltage regulator behaviour and diagnosis during supply voltage ..... 72
Figure 21. Sequence to disable/enable the watchdog in CAN Flash mode. ..... 73
Figure 22. NINT pins ..... 74
Figure 23. Main operating modes ..... 79
Figure 24. Watchdog in normal operating mode (no errors) ..... 80
Figure 25. Watchdog with error conditions ..... 81
Figure 26. Watchdog in Flash mode ..... 81
Figure 27. NReset pin ..... 84
Figure 28. RxDL pin ..... 85
Figure 29. Wake-up behavior according to LIN 2.2a ..... 86
Figure 30. RxDC pin ..... 87
Figure 31. CAN transceiver state diagram ..... 89
Figure 32. CAN wake up capabilities ..... 91
Figure 33. Thermal shutdown protection and diagnosis ..... 97
Figure 34. Example of long auto-recovery on OUT7. Temperature acquisition starts after $t_{A R}$, thermal expiration occurs after a $\Delta \mathrm{T}=30^{\circ}$ ..... 100
Figure 35. Block diagram of physical realization of AR alert and thermal expiration ..... 101
Figure 36. Charge pump low filtering and start up implementation ..... 101
Figure 37. Software strategy for half bridges before applying auto-recovery mode. ..... 104
Figure 38. Overcurrent recovery mode ..... 105
Figure 39. H-bridge GSHx slope ..... 107
Figure 40. H-bridge diagnosis ..... 108
Figure 41. H-bridge open-load-detection (no open-load detected) ..... 109
Figure 42. H-bridge open-load-detection (open-load detected) ..... 109
Figure 43. H-bridge open-load-detection (short to ground detected). ..... 110
Figure 44. H-bridge open-load detection (short to $\mathrm{V}_{\mathrm{S}}$ detected) ..... 110
Figure 45. PWMH cross current protection time implementation ..... 111
Figure 46. LSx_FSO: low-side driver "passively" turned on, taking supply from output pin (if main supply fails), can guarantee $\mathrm{V}_{\text {LSx_FSO }}<\mathrm{V}_{\text {OUT_max }}$ ..... 112
Figure 47. Safety concept ..... 112
Figure 48. Heater MOSFET open-load and short-circuit to GND detection ..... 113
Figure 49. Electro-chrome control block ..... 115
Figure 50. Thermal clusters identification ..... 117
Figure 51. Block diagram $\mathrm{V}_{\mathrm{S}}$ compensation (duty cycle adjustment) module ..... 118
Figure 52. Sequential ADC Read Out for $\mathrm{V}_{\text {SREG }}, \mathrm{V}_{\mathrm{S}}$, WU and THCL1 ..THCL6 ..... 119
Figure 53. SPI pin description ..... 121
Figure 54. SDO pin ..... 122
Figure 55. SPI signal description ..... 122
Figure 56. SDI Frame ..... 123
Figure 57. SDO frame ..... 125
Figure 58. Window watchdog operation ..... 131
Figure 59. Typical application diagram ..... 134
Figure 60. Timer_x controlled by DIR1 ..... 152
Figure 61. Extended ID and extended ID mask ..... 173
Figure 62. LQFP-64 package dimension ..... 193
Figure 63. LQFP-64 footprint ..... 195
Figure 64. LQFP-64 marking information ..... 195

## 1 Description

The L99DZ100G and L99DZ100GP are door zone systems IC providing electronic control modules with enhanced power management power supply functionality, including various standby modes, as well as LIN and HS CAN physical communication layers.

The two low-drop voltage regulators of the devices supply the system microcontroller and external peripheral loads such as sensors and provide enhanced system standby functionality with programmable local and remote wake-up capability. In addition 8 high-side drivers to supply LEDs, 2 high-side drivers to supply bulbs increase the system integration level.

Up to 5 DC motors and 4 external MOS transistors in H-bridge configuration can be driven. An additional gate drive can control an external MOSFET in high-side configuration to supply a resistive load connected to GND (e.g. mirror heater). An electro-chromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. All outputs are SC protected and implement an open-load diagnosis.

The ST standard SPI interface (4.0) allows control and diagnosis of the device and enables generic software development.

## 2 Block diagram and pin descriptions

Figure 1. Block diagram


Table 2. Pin definitions and functions

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | WU | Wake-up Input: Input pin for static or cyclic monitoring of external contacts |
| 2 | CP2M | Charge pump pin for capacitor 2, negative side |
| 3 | CP2P | Charge pump pin for capacitor 2, positive side |
| 4 | CP | Charge pump output |
| 5 | CP1P | Charge pump pin for capacitor 1, positive side |
| 6 | CP1M | Charge pump pin for capacitor 1, negative side |

Table 2. Pin definitions and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 7 | GHheater | Gate driver for external power N-Channel MOSFET in high-side configuration to control the heater |
| 8 | SHheater | Source of high-side MOSFET to control the heater |
| 9 | OUT14 | High-side-driver output to drive LEDs |
| 10 | OUT13 | High-side-driver output to drive LEDs |
| 11 | OUT12 | High-side-driver output to drive LEDs |
| 12 | OUT9 | High-side-driver output to drive LEDs |
| 13 | OUT10 | High-side-driver-output; Important: Beside the bits OUT10_x (CR 5) this output can be switched on setting the ECON bit for electro-chrome control mode with higher priority. |
| 14 | OUT11 | High-side-driver output to drive LEDs |
| 15 | LS1_FSO | Fail Safe low-side switch (Active low) |
| 16 | LS2_FSO | Fail Safe low-side switch (Active low) |
| 17 | VS | Power supply voltage for power stage outputs (external reverse battery protection required), for this input a ceramic capacitor as close as possible to GND is recommended. Important: For the capability of driving, the full current at the outputs all pins of VS must be connected externally! |
| 18 | VS; 2nd pin | Current capability (pin description see above) |
| 19 | OUT7 | High-side-driver output to drive LEDs or a 10 Watt bulb (programmable $\mathrm{R}_{\text {dson }}$ ) |
| 20 | OUT6 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output) |
| 21 | OUT1 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output) |
| 22 | OUT2 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output) |
| 23 | OUT5 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to $\mathrm{V}_{\mathrm{S}}$, low-side driver from GND to output) |
| 24 | OUT5; 2nd pin | Current capability (pin description see above) |

Table 2. Pin definitions and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 25 | VSREG | Power supply voltage to supply the internal voltage regulators, OUT15 <br> and the OUT_HS (external reverse battery protection required / Diode) for <br> this input a ceramic capacitor as close as possible to GND and an <br> electrolytic back up capacitor is recommended. |
| 26 | OUT_HS | High-side-driver output to drive LEDs or to supply contacts |
| 27 | OUT4 | Half-bridge outputs: the output is built by a high-side and a low-side switch <br> which are internally connected. The output stage of both switches is a <br> power DMOS transistor. Each driver has an internal parasitic reverse <br> diode (bulk-drain-diode: high-side driver from output to V |
| from GND to output) |  |  |

Table 2. Pin definitions and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 47 | PWMH | PWMH input: this input signal can be used to control the H-bridge Gate <br> Drivers. |
| 48 | DIRH | Direction Input: this input controls the H-bridge Drivers for the external <br> MOSFETs |
| 49 | DIR2 | Direct Drive Input 2 |
| 50 | NRESET | NReset output to micro controller; (reset state = LOW) (Low-side switch <br> with drain connected to the output pin and internal pull up resistance to <br> 5V_1) |
| 51 | 5 V_1 | Voltage regulator 1 output: 5 V supply e.g. micro controller, CAN <br> transceiver |
| 52 | CAN Supply | CAN supply input; to allow external CAN supply from V1 or V2 regulator |
| 53 | NINT | Interrupt output (low active; push-pull output stage) to indicate V VREG <br> early warning (Active mode); indicates wake-up events from V1_standby <br> mode |
| 54 | CAN_L | CAN low level voltage I/O |
| 55 | CAN_H | CAN high level voltage I/O |
| 56 | Debug | Debug input to deactivate the window watchdog (high active) |
| 57 | LIN | LIN bus line |
| 58 | $5 V 2$ | Voltage regulator 2 output: 5 V supply for external loads (potentiometer, <br> sensors) or CAN Transceiver. V2 is protected against reverse supply |
| 59 | GL1 | Gate driver for PowerMOS low-side switch in half-bridge 1 |
| 60 | SH1 | Source of high-side switch in half-bridge 1 |
| 61 | GH1 | Gate driver for PowerMOS high-side switch in half-bridge 1 |
| 62 | GH2 | Gate driver for PowerMOS high-side switch in half-bridge 2 |
| 63 | SH2 | Source of high-side switch in half-bridge 2 |
| 64 | GL2 | Gate driver for PowerMOS low-side switch in half-bridge 2 |
|  |  |  |

Figure 2. Pin connection (top view)


## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Stressing the device above the rating listed in Table 3 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability

Table 3. Absolute maximum ratings

| Symbol | Parameter / test condition | Value [DC voltage] | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {SREG }}$ | DC supply voltage / "jump start" | -0.3 to +28 | V |
|  | Load dump | -0.3 to +40 | V |
| 5V_1 | Stabilized supply voltage, logic supply | $\begin{gathered} -0.3 \text { to } 6.5 \\ \mathrm{~V} 1<\mathrm{V}_{\text {SREG }} \end{gathered}$ | V |
| 5 V _ ${ }^{(1)}$ | Stabilized supply voltage | -0.3 to $+28^{(2)}$ | V |
| $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}} \mathrm{V}_{\mathrm{CSN}} \mathrm{V}_{\mathrm{DO}}$, <br> $\mathrm{V}_{\text {RXDL/NINT, }} \mathrm{V}_{\text {RXDC, }}$ <br> $V_{\text {NRESET, }}, V_{\text {CM }}, V_{\text {DIR }}$, <br> $\mathrm{V}_{\text {DIR2 }}, \mathrm{V}_{\text {PWMH }}$, <br> $\mathrm{V}_{\text {DIRH, }} \mathrm{V}_{\text {INT }}$ | Logic input / output voltage range | -0.3 to V1+0.3 | V |
| $\mathrm{V}_{\text {TXDC, }} \mathrm{V}_{\text {TXDL }}$ | Multi Level Inputs | -0.3 to 40 | V |
| $V_{\text {Debug }}$ | Debug input pin voltage range | -0.3 to 40 | V |
| VLS1_FSO, ${ }_{\text {LS2__FSO }}$ | Output voltage range of Fail-Safe Low-side Switches | -0.3 to 35 | V |
| $\mathrm{V}_{\text {Wu }}$ | DC Wake up input voltage / "jump start" | -0.3 to +28 | V |
|  | Load dump | -0.3 to +40 | V |
| $\mathrm{V}_{\text {LIN }}$ | LIN bus I/O voltage range | -20 to +40 | $\checkmark$ |
| $\mathrm{I}_{\text {Input }}{ }^{(3)}$ | Current injection into $\mathrm{V}_{\mathrm{S}}$ related input pins | 20 | mA |
| Iout_ins ${ }^{(3)}$ | Current injection into $\mathrm{V}_{S}$ related outputs | 20 | mA |
| $\mathrm{V}_{\text {CANSUP }}$ | CAN supply | -0.3 to +5.25 | V |
| $\mathrm{V}_{\text {CANH }}, \mathrm{V}_{\text {CANL }}$ | CAN bus I/O voltage range | -27 to +40 | V |
| $\mathrm{V}_{\text {CANH }}-\mathrm{V}_{\text {CANL }}$ | Differential CAN-Bus Voltage | -5 to +10 | V |
| $\begin{gathered} \mathrm{V}_{\text {OUTn, }} \mathrm{V}_{\text {ECDR }}, \mathrm{V}_{\text {ECV }} \\ \mathrm{V}_{\text {out_HS }} \end{gathered}$ | Output voltage ( $\mathrm{n}=1$ to 15) | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{GH} 1}, \mathrm{~V}_{\mathrm{GH} 2}\left(\mathrm{~V}_{\mathrm{Gxy}}\right)$ | High Voltage Signal Pins | $\begin{gathered} \mathrm{V}_{\mathrm{Sxy}}-0.3 \text { to } \\ \mathrm{V}_{\mathrm{Sxy}}+13 ; \mathrm{V}_{\mathrm{CP}}+0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{GL1}}, \mathrm{~V}_{\mathrm{GL2}},\left(\mathrm{~V}_{\mathrm{Gxy}}\right)$ | High Voltage Signal Pins | $\begin{gathered} V_{S x y-}-0.3 \text { to } \\ V_{S x y}+13 ; V_{C P}-0.3 V \\ \text { to }+12 \mathrm{~V} ; \mathrm{Vcp}^{2}+0.3 \mathrm{~V} \end{gathered}$ | V |

Table 3. Absolute maximum ratings (continued)

| Symbol | Parameter / test condition | Value [DC voltage] | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{SH} 1}, \mathrm{~V}_{\mathrm{SH} 2}\left(\mathrm{~V}_{\mathrm{Sxy}}\right)$ | High Voltage Signal Pins | -1 to 40 | V |
|  | High Voltage Signal Pins; single pulse with $\mathrm{t}_{\text {max }}=200 \mathrm{~ns}$ | -5 to 40 | V |
| $\mathrm{V}_{\text {CP1P }}$ | High Voltage Signal Pins | $\mathrm{V}_{\mathrm{S}}-0.3$ to $\mathrm{V}_{\mathrm{S}}+14$ | V |
| $\mathrm{V}_{\text {CP2P }}$ | High Voltage Signal Pins | $\mathrm{V}_{\mathrm{S}}-0.6$ to $\mathrm{V}_{\mathrm{S}}+14$ | V |
| $\mathrm{V}_{\text {CP1M }}, \mathrm{V}_{\text {CP2M }}$ | High Voltage Signal Pins | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{CP}}$ | High Voltage Signal Pin $\mathrm{V}_{\mathrm{S}} \leq 26 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}-0.3$ to $\mathrm{V}_{\mathrm{S}}+14$ | V |
|  | High Voltage Signal Pin $\mathrm{V}_{\mathrm{S}}>26 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}-0.3$ to +40 | V |
| $\mathrm{V}_{\text {GH_heater }}$ |  | $\begin{gathered} \mathrm{V}_{\text {Sheater - } 0.3 \text { to }} \\ \mathrm{V}_{\text {Sheater }}+13 ; \\ \mathrm{V}_{\mathrm{CP}}+0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\text {SH_heater }}$ |  | $\begin{gathered} -0.3 \text { to } 40 \mathrm{~V} \\ \text { Or }-0.3 \text { to } \mathrm{Vs}+0.3 \end{gathered}$ | V |
| ISH_Heater |  | +/-10 | mA |
| IECV, IOUT2, I IOUT3, I OUt9, I OUT10, I OUT11, IOUT12, IOUT13, IOUT14, IOUT15, lout_hs | Output current ${ }^{(2)}$ | $\pm 1.25$ | A |
| lout8 |  | $\pm 2.5$ | A |
| lout7 |  | $\pm 5$ | A |
| IOUT1,6 |  | $\pm 5$ | A |
| IOUT4,5 |  | $\pm 10$ | A |
| $I_{\text {VScum }}$ | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT1 \& OUT2 ${ }^{(2)}$ | $\pm 7.5$ | A |
| $\mathrm{I}_{\text {VScum }}$ | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT3, OUT8 \& OUT10 ${ }^{(2)}$ | $\pm 2.5$ | A |
| $\mathrm{I}_{\text {VScum }}$ | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT4 ${ }^{(2)}$ | $\pm 10$ | A |
| ${ }^{\text {VScum }}$ | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT5 ${ }^{(2)}$ | $\pm 10$ | A |
| $I_{\text {VScum }}$ | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT6 \& OUT7 ${ }^{(2)}$ | $\pm 7.5$ | A |
| Ivscum | Maximum cumulated current at $\mathrm{V}_{\mathrm{S}}$ drawn by OUT9, OUT11, OUT12, OUT13, OUT14, OUT15 and CP | $\pm 2.5$ | A |
| $I_{\text {VSREG }}$ | Maximum current at $\mathrm{V}_{\text {SREG }}$ pin ${ }^{(2)}\left(5 \mathrm{~V} \_1.5 \mathrm{~V} \_2\right.$ and OUT_HS) | $\pm 2.5$ | A |
| $I_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT1 \& OUT6 ${ }^{(2)}$ | $\pm 7.5$ | A |

Table 3. Absolute maximum ratings (continued)

| Symbol | Parameter / test condition | Value [DC voltage] | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT2 \& OUT5 ${ }^{(2)}$ | $\pm 12.5$ | A |
| $\mathrm{l}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT3, OUT4 \& ECV ${ }^{(2)}$ | $\pm 12.5$ | A |
| $\mathrm{I}_{\text {SGND }}$ | Maximum current at SGND ${ }^{(2)}$ | $\pm 1.25$ | A |
| GND pins | PGND versus SGND | -0.3 to 0.3 | V |

1. 5 V _ 2 is robust against SC to 28 V only in case $\mathrm{V}_{\text {SREG }}$ is supplied.
2. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.
3. Guaranteed by design.

Note: $\quad$ All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!
Note: Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

### 3.2 ESD protection

Table 4. ESD protection

| Parameter | Value | Unit |
| :--- | :---: | :---: |
| All pins ${ }^{(1)}$ | $+/-2$ | kV |
| All power output pins ${ }^{(2)}$ : OUT1 - OUT15, OUT_HS, ECV | $+/-4$ | kV |
| LIN | $+/-8^{(2)}$ <br> $+/-9^{(3)(4)}$ <br> $+/-6^{(5)}$ | kV |
| CAN_H, CAN_L | $+/-8^{(2)}$ <br> $+/-6^{(5)(4)}$ | kV |
| All pins $^{(6)}$ | $+/-500$ | V |
| Corner pins $^{(6)}$ | $+/-750$ | V |
| All pins ${ }^{(7)}$ | $+/-200$ | V |

1. HBM (human body model, $100 \mathrm{pF}, 1.5 \mathrm{k} \Omega$ ) according to MIL 883C, Method 3015.7 or EIA/JESD22A114-A.
2. HBM with all none zapped pins grounded.
3. Indirect ESD Test according to IEC 61000-4-2 (150 pF, $330 \Omega$ ) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, 2012-05-04).
4. Value has been verified by an external test house; the result was equal or better than minimum requirement.
5. Direct ESD Test according to IEC 61000-4-2 (150 pF, 330 $\Omega$ ) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, 2012-05-04).
6. Charged device model.
7. Machine model; $\mathrm{C}=220 \mathrm{pF}, \mathrm{R}=0 \Omega$.

### 3.3 Thermal data

Table 5. Operating junction temperature

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Operating junction temperature | -40 to 175 | ${ }^{\circ} \mathrm{C}$ |

All parameters are guaranteed in the junction temperature range -40 to $150^{\circ} \mathrm{C}$ (unless otherwise specified); the device is still operative and functional at higher temperatures (up to $175^{\circ} \mathrm{C}$ ).

Note: $\quad$ Parameters limits at higher junction temperatures than $150^{\circ} \mathrm{C}$ may change respect to what is specified as per the standard temperature range.

Note: $\quad$ Device functionality at high junction temperature is guaranteed by characterization.
Table 6. Temperature warning and thermal shutdown

| Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{W}}$ | Thermal overtemperature warning threshold | $\mathrm{T}_{\mathrm{j}}{ }^{(1)}$ | 140 | 150 | 160 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD1 }}$ | Thermal shutdown junction temperature 1 | $\mathrm{T}_{\mathrm{j}}{ }^{(1)}$ <br> Cluster 1-4 <br> Cluster 5-6 | $\begin{aligned} & 165 \\ & 165 \end{aligned}$ | $\begin{aligned} & 175 \\ & 175 \end{aligned}$ | $\begin{aligned} & 185 \\ & 190 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD2 }}$ | Thermal shutdown junction temperature 2 | $\mathrm{T}_{\mathrm{j}}{ }^{(1)}$ | 175 | 185 | 195 | ${ }^{\circ} \mathrm{C}$ |
| TSD12hys |  | Hysteresis |  | 5 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jftt }}$ | Thermal warning / shutdown filter time |  |  | 32 |  | $\mu \mathrm{s}$ |

1. Non-overlapping.

### 3.3.1 LQFP64 thermal data

Devices belonging to L99DZxxx family embed a multitude of junctions (i.e. Outputs based on a PowerMOSFET stage) housed in a relatively small piece of silicon. The devices contain, among all the described features, 6 Half-bridges ( 12 N -Channel PowerMOS), 10 high-sides and two voltage regulators; all the other derivatives, even if smaller than the family super set device, still contain a significant number of junctions.

For this reason, using the Thermal Impedance of a single junction (i.e. voltage regulator or major power dissipation contributor) does not allow to predict thermal behavior of the whole device and therefore it is not possible to assess if a device is thermally suitable for a given activation profile and loads characteristics.

Thermal information is provided as temperature reading by different clusters placed close to the most dissipative junctions.

Some representative and realistic worst-case thermal profiles are described in the below paragraph.

Following measurement methods can be easily implemented, by final user, for a specific activation profile.

## L99DZ100G and L99DZ100GP thermal profiles

## Profile 1

Battery Voltage: 16V, Ambient temperature start: $85^{\circ} \mathrm{C}$
DC activation

- V1 charged with 70 mA (DC activation)
- V2 charged with 30 mA (DC activation)
- OUT7: $1 \times 10 \mathrm{~W}$ bulb (DC activation)
- OUT8: $1 \times 5 \mathrm{~W}$ bulb (DC activation)
- OUT11: $300 \Omega$ resistor (DC activation)
- OUT12: $300 \Omega$ resistor (DC activation)
- OUT13: $300 \Omega$ resistor (DC activation)
- OUT14: $300 \Omega$ resistor (DC activation)

Cyclic activation

- OUT4 - OUT5: 3,3 $\Omega$ resistor placed across those outputs
- 10 activations of Lock/Un-lock ( 250 ms ON Lock; 500 ms wait; 250 ms ON Unlock unlock; 500 ms wait)
- OUT5 - OUT6: $10 \Omega$ resistor placed across those outputs
- ( 250 ms ON Safe Lock; 500 ms wait; 250 ms ON Safe unlock; 500 ms wait)

Test execution:
Once thermal equilibrium is reached with all DC load active, the "Cyclic Activation" sequence is applied.

Temperature reading is logged just at the end of the whole sequence.
Figure 3. Activation profile 1


Figure 4. Activation profile 1 (first cycle)


Note: $\quad$ All curves are plotted interpolating measured samples with 15 ms of period.

## Profile 2

Battery Voltage: 16V, Ambient temperature start: $85^{\circ} \mathrm{C}$
DC activation

- V1 charged with 70 mA (DC activation)
- V2 charged with 30 mA (DC activation)
- OUT7: $1 \times 10 \mathrm{~W}$ bulb (DC activation)
- OUT8: $1 \times 5 \mathrm{~W}$ bulb (DC activation)
- OUT11: $300 \Omega$ resistor (DC activation)
- OUT12: $300 \Omega$ resistor (DC activation)
- OUT13: $300 \Omega$ resistor (DC activation
- OUT14: $300 \Omega$ resistor (DC activation)

Cyclic activation

- OUT1 - OUT6: 6,8 $\Omega$ resistor placed across those outputs
- 2 activations of Fold/Unfold. (3s ON; 1s OFF; 2x)

Test execution:
Once thermal equilibrium is reached with all DC load active, the "Cyclic Activation" sequence is applied.

Figure 5. Activation profile 2


Figure 6. Activation profile 2 (first cycle)


Note: $\quad$ All curves are plotted interpolating measured samples with 15 ms of period.

Figure 7. LQFP64 package and PCB thermal configuration


Note: Layout condition for Thermal Characterization (board finishing thickness $1.5 \mathrm{~mm}+/-10 \%$, board four layers, board dimension $77 \mathrm{~mm} \times 114 \mathrm{~mm}$, board material FR4, Cu thickness $0,070 \mathrm{~mm}$ for outer layers, 0.0035 mm for inner layers, thermal vias separation 1.2 mm .

### 3.4 Electrical characteristics

### 3.4.1 Supply and supply monitoring

All SPI communication, logic and oscillator parameter are working down to $\mathrm{V}_{\text {SREG }}=3.5 \mathrm{~V}$ and parameter are as specified in the according chapters (guaranteed by design).

- SPI thresholds
- Oscillator frequency (delay times correctly elapsed)
- Internal register status correctly kept (reset at default values for $\mathrm{V}_{\text {SREG }}<\mathrm{V}_{\mathrm{POR}}$ )
- Reset threshold correctly detected

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 7. Supply and supply monitoring

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {SUV }}$ | $\mathrm{V}_{\text {S }}$ undervoltage threshold | $\mathrm{V}_{\text {S }}$ increasing / decreasing | 4.7 |  | 5.4 | V |
| $\mathrm{V}_{\text {hyst_uv }}$ | $\mathrm{V}_{\mathrm{S}}$ undervoltage hysteresis |  | 0.04 | 0.1 | 0.2 | V |
| $\mathrm{V}_{\text {sov }}$ | $\mathrm{V}_{\text {S }}$ overvoltage threshold | $V_{\text {S }}$ increasing | 20 |  | 22.5 | V |
|  |  | $V_{S}$ decreasing | 18.5 |  | 22.5 |  |
| $\mathrm{V}_{\text {hyst_ov }}$ | $\mathrm{V}_{\mathrm{S}}$ overvoltage hysteresis |  | 0.5 | 1 | 1.5 | V |
| $V_{\text {SREG_UV }}$ | $\mathrm{V}_{\text {SREG }}$ undervoltage threshold | $\mathrm{V}_{\text {SREG }}$ increasing / decreasing | 4.2 |  | 4.9 | V |
| $\mathrm{V}_{\text {hyst_UV }}$ | $V_{\text {SREG }}$ undervoltage hysteresis |  | 0.04 | 0.1 | 0.2 | V |
| $\mathrm{V}_{\text {SREG_OV }}$ | $\mathrm{V}_{\text {SREG }}$ overvoltage threshold | $V_{\text {SREG }}$ increasing | 20 |  | 22.5 | V |
|  |  | $V_{\text {SREG }}$ decreasing | 18.5 |  | 22.5 |  |
| $\mathrm{V}_{\text {hyst_ov }}$ | $\mathrm{V}_{\text {SREG }}$ overvoltage hysteresis |  | 0.5 | 1 | 1.5 | V |
| $\mathrm{t}_{\text {ovuv_filt }}$ | $\mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\text {SREG }}$ over/undervoltage filter time |  |  | 64 |  | $\mu \mathrm{s}$ |
| $\mathrm{IV}_{\text {(act }}$ | Current consumption in Active mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {SREG }}=12 \mathrm{~V} ; \\ & \text { TxD CAN = high; } \\ & \text { TxD LIN = high; V1 = ON; } \\ & \text { V2 = ON; HS/LS Driver OFF; } \\ & \text { CP = ON } \end{aligned}$ |  | 11 | 15 | mA |
| $\mathrm{I}_{\mathrm{V} \text { (BAT) }}$ | Current consumption in $\mathrm{V}_{\text {bat_standby mode }}{ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Both voltage regulators deactivated; HS/LS Driver OFF; No CAN communication; CAN automatic voltage biasing enabled | 8 | 21 | 35 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{V} \text { (BAT) } \mathrm{CS}}$ | Current consumption in $\mathrm{V}_{\text {bat_standby }}$ mode with cyclic sense enabled ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Both voltage regulators deactivated; $\mathrm{T}=50 \mathrm{~ms}, \mathrm{t}_{\mathrm{ON}}=100 \mu \mathrm{~s}$ | 40 | 100 | 143 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{V} \text { (BAT) } \mathrm{CW}}$ | Current consumption in $\mathrm{V}_{\text {bat_standby mode with cyclic }}$ wake enabled ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Both voltage regulators deactivated during standby phase | 40 | 100 | 143 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{V} \text { (V1stby })}$ | Current consumption in $V_{1}$ standby mode ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Voltage regulator V 1 active; ( $\mathrm{l}_{\mathrm{V} 1}=0$ ); HS/LS Driver OFF | 16 | 56 | 76 | $\mu \mathrm{A}$ |
|  | Current consumption in $V_{1}$ standby mode ${ }^{(1)}{ }^{(2)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Voltage regulator V 1 active; ( $\mathrm{I}_{\mathrm{V} 1}=\mathrm{I}_{\mathrm{CMP}}$ ); HS/LS Driver OFF |  |  | 196 | $\mu \mathrm{A}$ |
|  | Current consumption in $V_{1}$ standby mode ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; Voltage regulator V 1 active; ( $\mathrm{l}_{\mathrm{V} 1}=\mathrm{I}_{\text {PEAK }}$ ); HS/LS Driver OFF |  |  | 436 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{V}(\mathrm{SW})}$ | Current consumption adder in standby mode if Selective Wakeup enabled and CAN communication on the bus TRX_BIAS mode ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$ |  | 1570 | 2000 | $\mu \mathrm{A}$ |

Table 7. Supply and supply monitoring (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {qCAN }}$ | Quiescent current adder for CAN wake up activated | Guaranteed by design |  | 0 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LLIN }}$ | Quiescent current adder for LIN wake up activated | Guaranteed by design |  | 0 |  | $\mu \mathrm{A}$ |
| lout_hs | Additional bias quiescent current for switched on OUT_HS or OUT15 by DIR or Timer; value for 1 output | Guaranteed by design |  | 620 | 1100 | $\mu \mathrm{A}$ |
| Iouths_DIR | Quiescent current adder if OUT_HS and/or OUT15 are configured for Direct Drive; value during output off | Guaranteed by design |  | 0 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{It}_{\text {timer }}$ | Quiescent current adder if timer1 and/or timer 2 are active to provide interrupt on NINT upon timer expiration | Guaranteed by design |  | 65 | 110 | $\mu \mathrm{A}$ |

1. Conditions for specified current consumption:
$-\mathrm{V}_{\mathrm{LIN}}>\left(\mathrm{V}_{\mathrm{S}}-1.5 \mathrm{~V}\right)$

- $\left(\mathrm{V}_{\text {CAN }}-\mathrm{V}_{\text {CAN_L }}\right)<0.4 \mathrm{~V}$ or $\left(\mathrm{V}_{\text {CAN_H }}-\mathrm{V}_{\text {CAN_L }}\right)>1.2 \mathrm{~V}$
$-\mathrm{V}_{\mathrm{WU}}<1 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{WU}}>\left(\mathrm{V}_{\mathrm{S}}-1.5 \mathrm{~V}\right)$

2. $\mathrm{I}_{\mathrm{q}}=\mathrm{I}_{\mathrm{q} 0}+2 \%$ * $\mathrm{I}_{\text {LOAD }}$ (see also Figure 8: Voltage regulator V1 characteristics (quiescent current and accuracy)

### 3.4.2 Oscillator

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 8. Oscillator

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{CLK} 1}{ }^{(1)}$ | Oscillation frequency OSC1 |  | 1.66 | 2.0 | 2.34 | MHz |
| $\mathrm{f}_{\mathrm{CLK2}}{ }^{(1)}$ | Oscillation frequency OSC2 |  | 30.4 | 32.0 | 33.6 | MHz |

1. OSC1: charge pump, SPI, output drivers, watchdog

OSC2: ADC, CAN-PN

### 3.4.3 Power-on reset ( $\mathbf{V}_{\text {SREG }}$ )

All outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
Table 9. Power-on reset ( $\mathrm{V}_{\text {SREG }}$ )

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POR_R }}$ | $\mathrm{V}_{\text {POR }}$ threshold | $\mathrm{V}_{\text {SREG }}$ rising |  | 3.45 | 4.5 | V |
| $\mathrm{~V}_{\text {POR_F }}$ | $\mathrm{V}_{\text {POR }}$ threshold | $\mathrm{V}_{\text {SREG }}$ falling ${ }^{(1)}$ | 2.45 |  | 3.5 | V |

1. This threshold is valid if $\mathrm{V}_{\text {SREG }}$ had already reached $\mathrm{V}_{\text {POR_R(max) }}$ previously.

### 3.4.4 Voltage regulator V1

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 4.5 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 10. Voltage regulator V1

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V1 | Output voltage | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ |  | 5.0 |  | V |
| $V_{\text {SREG_absmin }}$ | $V_{\text {SREG }}$ absolute minimum value for controlling NRESET output | $\mathrm{V}_{\text {SREG }}$ rising/falling |  |  | 2 | V |
| V1_low_acc | Output voltage tolerance Low accuracy mode | $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{CMP}}$; (Active mode) or $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}$ to $\mathrm{I}_{\text {PEAK }}$ $\left(\mathrm{V} 1\right.$ stdby); $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -3 |  | 3 | \% |
| V1_hi_acc | Output voltage tolerance High accuracy mode | $\mathrm{I}_{\text {LOAD }}=\mathrm{I}_{\mathrm{CMP}}$ to 100 mA ; (Active mode) or $\mathrm{I}_{\text {LOAD }}=\mathrm{I}_{\text {PEAK }}$ to 100 mA (V1stdby); $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -2 |  | 2 | \% |
| V1_250mA | Output voltage tolerance (100 to 250 mA ) | $\begin{aligned} & \mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V} \end{aligned}$ | -3 |  | 3 | \% |
| $V_{\text {DP1 }}$ | Drop-out Voltage | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=5 \mathrm{~V}$ |  | 0.2 | 0.4 | V |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=5 \mathrm{~V}$ |  | 0.3 | 0.5 | V |
|  |  | $\mathrm{L}_{\text {LOAD }}=150 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=5 \mathrm{~V}$ |  | 0.45 | 0.6 | V |
| $\mathrm{ICC1}$ | Output current in Active mode | Max. continuous load current |  |  | 250 | mA |
| $\mathrm{I}_{\text {CMax } 1}$ | Short circuit output current | Current limitation | 340 | 600 | 900 | mA |
| $\mathrm{C}_{\text {load1 }}$ | Load capacitor1 | Ceramic (+/- 20\%) | $0.22^{(1)}$ |  |  | $\mu \mathrm{F}$ |
| ${ }^{\text {TSSD }}$ | V1 deactivation time after thermal shut-down |  |  | 1 |  | sec |
| $\mathrm{I}_{\text {CMP_ris }}$ | Current comp. rising thresh | Rising current | 2 | 4 | 6 | mA |
| ICMP_fal | Current comp. falling threshold | Falling current | 1.4 | 2.8 | 4.2 | mA |
| ICMP_hys | Current comp. Hysteresis |  |  | 1.2 |  | mA |
| $\mathrm{I}_{\text {Peak_ris }}{ }^{(2)}$ | Current comp. rising thresh. | Rising current | 6 | 12 | 18 | mA |
| $I_{\text {Peak_fal }}{ }^{(2)}$ | Current comp. falling threshold | Falling current | 5 | 10 | 15 | mA |
| $1_{\text {Peak_hys }}{ }^{(2)}$ | Current comp. Hysteresis |  |  | 2 |  | mA |

Table 10. Voltage regulator V1 (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {fail }}$ | V1 fail threshold | V1 forced |  | 2 |  | V |
| $\mathrm{t}_{\mathrm{V} 1 \text { fail }}$ | V1 fail filter time |  |  | 2 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{V} 1 \text { short }}$ | V1 short filter time |  |  | 4 |  | ms |
| $\mathrm{t}_{\mathrm{V} 1 \mathrm{FS}}$ | V1 Fail-Safe Filter Time |  | 2 |  | ms |  |
| $\mathrm{t}_{\mathrm{V} \text { 1off }}$ | V 1 deactivation time <br> after 8 consecutive WD <br> failures | Tested by scan | 150 | 200 | 250 | ms |

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/-20\%). Capacitor must be located close to the regulator output pin. A $2.2 \mu \mathrm{~F}$ capacitor is recommended to minimize the DPI stress in the application.
2. In Active mode, V 1 regulator is switched to high accuracy mode, dropping below the $\mathrm{I}_{\mathrm{CMP}}$ threshold regulator switches to low accuracy mode.

Figure 8. Voltage regulator V1 characteristics (quiescent current and accuracy)


### 3.4.5 Voltage regulator V2

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 4.5 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 11. Voltage regulator V2

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| V2 | Output voltage | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ |  | 5.0 |  | V |
| V2_1mA $^{2}$ | Output voltage tolerance <br> (0 to 1 mA$)$ | I LOAD $=1 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -6.5 |  | 6.5 | $\%$ |

Table 11. Voltage regulator V2 (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V2_25mA | Output voltage tolerance ( 1 to 25 mA ) | $\mathrm{I}_{\text {LOAD }}=25 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -3 |  | 3 | \% |
| V2_50mA | Output voltage tolerance ( 25 to 50 mA ) | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -4 |  | 4 | \% |
| V2_100mA | Output voltage tolerance ( 50 to 100 mA ) | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | -4 |  | 4 | \% |
| $\mathrm{V}_{\text {DP2 }}$ | Drop-out voltage | $\mathrm{I}_{\text {LOAD }}=25 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=5.25 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
|  |  | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=5.25 \mathrm{~V}$ |  | 0.4 | 0.8 | V |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA} ; \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ |  | 1 | 1.6 | V |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Output current in Active mode | Max. continuous load current |  |  | 50 | mA |
| ${ }^{\text {CCmax2 }}$ | Short circuit output current | Current limitation | 100 | 150 | 250 | mA |
| $\mathrm{C}_{\text {load }}$ | Load capacitor | Ceramic (+/- 20\%) | $0.22{ }^{(1)}$ |  |  | $\mu \mathrm{F}$ |
| $\mathrm{V} 2_{\text {fail }}$ | V2 fail threshold | V2 forced |  | 2 |  | V |
| $t_{\text {V2fail }}$ | V2 fail filter time |  |  | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{V} 2 \text { short }}$ | V2 short filter time |  |  | 4 |  | ms |

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/- $20 \%$ ). Capacitor must be located close to the regulator output pin. A $2.2 \mu \mathrm{~F}$ capacitor is recommended to minimize the DPI stress in the application.

### 3.4.6 Reset output

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 12. Reset output

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RT1falling }}$ | Reset threshold <br> voltage1 | $\mathrm{V}_{\mathrm{V} 1}$ decreasing | 3.25 | 3.5 | 3.7 | V |
| $\mathrm{~V}_{\text {RT2falling }}$ | Reset threshold <br> voltage2 | $\mathrm{V}_{\mathrm{V} 1}$ decreasing | 3.55 | 3.8 | 4 | V |
| $\mathrm{~V}_{\text {RT3falling }}$ | Reset threshold <br> voltage3 | $\mathrm{V}_{\mathrm{V} 1}$ decreasing | 3.75 | 4.0 | 4.2 | V |
| $\mathrm{~V}_{\text {RT4falling }}$ | Reset threshold <br> voltage4 | $\mathrm{V}_{\mathrm{V} 1}$ decreasing | 4.1 | 4.3 | 4.5 | V |
| $\mathrm{~V}_{\text {RTrising }}$ | Reset threshold <br> voltage4 | $\mathrm{V}_{\mathrm{V} 1}$ increasing | 4.67 | 4.8 | 4.87 | V |
| $\mathrm{~V}_{\text {RESET }}$ | Reset Pin low output <br> voltage | $\mathrm{V} 1>1 \mathrm{~V}$; $^{\text {RESET }}=5 \mathrm{~mA}$ | 0.2 | 0.4 | V |  |
| $\mathrm{R}_{\text {RESET }}$ | Reset pull up int. <br> resistor |  | 10 | 20 | 30 | $\mathrm{k} \Omega$ |

Table 12. Reset output (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RR }}$ | Reset reaction time | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | 6 |  | 40 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {UV1 }}$ | V1 undervoltage <br> filter time |  | 16 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {V1R }}$ | Reset pulse duration <br> (V1 undervoltage <br> and V1 power on <br> reset) |  | 1.5 | 2.0 | 2.5 | ms |
| $\mathrm{t}_{\text {WDR }}$ | Reset pulse duration <br> (watchdog failure) |  | 3 | 4 | 5 | ms |

### 3.4.7 Watchdog timing

4.5 $\mathrm{V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 13. Watchdog timing

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {LW }}$ | Long open window |  | 160 | 200 | 240 | ms |
| $\mathrm{~T}_{\text {EFW1 }}$ | Early Failure Window 1 |  |  |  | 4.5 | ms |
| $\mathrm{~T}_{\text {LFW1 }}$ | Late Failure Window 1 |  | 20 |  |  | ms |
| $\mathrm{~T}_{\text {SW1 }}$ | Safe Window 1 |  | 7.5 |  | 12 | ms |
| $\mathrm{~T}_{\text {EFW2 }}$ | Early Failure Window 2 |  |  |  | 22.3 | ms |
| $\mathrm{~T}_{\text {LFW2 }}$ | Late Failure Window 2 |  | 100 |  |  | ms |
| $\mathrm{~T}_{\text {SW2 }}$ | Safe Window 2 |  | 37.5 |  | 60 | ms |
| $\mathrm{~T}_{\text {EFW3 }}$ | Early Failure Window 3 |  | 200 |  |  | ms |
| $\mathrm{~T}_{\text {LFW3 }}$ | Late Failure Window 3 |  | 75 |  | 120 | ms |
| $\mathrm{~T}_{\text {SW3 }}$ | Safe Window 3 |  |  |  | 90 | ms |
| $\mathrm{~T}_{\text {EFW4 }}$ | Early Failure Window 4 |  | 400 |  |  | ms |
| $\mathrm{~T}_{\text {LFW4 }}$ | Late Failure Window 4 |  | 150 |  | 240 | ms |
| $\mathrm{~T}_{\text {SW4 }}$ | Safe Window 4 |  |  |  | 45 | ms |

Figure 9. Watchdog timing


Figure 10. Watchdog early, late and safe windows


### 3.4.8 Current monitor output (CM)

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified

Table 14. Current monitor output (CM)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CM}}$ | Functional voltage range |  | 0 |  | $\mathrm{V}_{1}-1 \mathrm{~V}$ | V |
| $\mathrm{I}_{\text {CMr }}$ | Current monitor output ratio: $\mathrm{I}_{\mathrm{CM}} / \mathrm{I}_{\text {OUT1,4,5,6 and } 7}$ (low onresistance) | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right)$ |  | 1/10000 |  |  |
|  | $\mathrm{I}_{\text {CM }} / \mathrm{l}_{\text {OUT8 }}$ (low on-resistance) |  |  | 1/6500 |  |  |
|  | $\mathrm{I}_{\text {CM }} /$ lout $2,3,7,8$ (high onresistance) |  |  | 1/2000 |  |  |
|  | $\mathrm{I}_{\text {CM }} / \mathrm{l}_{\text {OUT9 }}, 10,11,12,13,14,15$ and HS |  |  | 1/1000 |  |  |

Table 14. Current monitor output (CM) (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CM acc }}$ | Current monitor accuracy accl $_{\text {CMOUT1,4,5,6 }}$ and 7 (low onresistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \text { l }_{\text {OUT } \mathrm{min}}=500 \mathrm{~mA} ; \\ & \text { lout } 4,5 \mathrm{max}=7.4 \mathrm{~A} ; \\ & \text { lout } 1,6 \max =2.9 \mathrm{~A} ; \\ & \text { lout } \mathrm{max}=1.4 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 4 \%+1 \% \\ \text { FS }^{(1)} \end{gathered}$ | $\begin{gathered} 8 \%+2 \% \\ \text { FS }^{(1)} \end{gathered}$ |  |
|  | Current monitor accuracy $\mathrm{accl}_{\text {CMOUT }} 8$ (low on-resistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \text { loutmin }=100 \mathrm{~mA} ; \\ & \text { lout max }=0.9 \mathrm{~A} \end{aligned}$ |  |  |  |  |
|  | Current monitor accuracy accl $_{\text {CMOUT2,3, }}$, 10,11,12,13,14,15 ,HS and OUT7,8 (high onresistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \mathrm{l}_{\mathrm{OUT} \cdot \min }=100 \mathrm{~mA} ; \mathrm{I}_{\mathrm{OUT11,12}}, \\ & 15 \mathrm{HS}=0.2 \mathrm{~A} ; \mathrm{I}_{\mathrm{OUT}, 8} \\ & \max =0.3 \mathrm{~A} \end{aligned}$ |  |  |  |  |
| $\mathrm{I}_{\text {CM acc_2ol }}$ | Current monitor accuracy accl $_{\text {CMOUT1,4,5,6 and } 7}$ (low onresistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \mathrm{I}_{\text {OUTmin }}=2 \text { * } \mathrm{I}_{\mathrm{OLD}} ; \\ & \mathrm{I}_{\text {OUT } 4,5 \mathrm{max}}=7.4 \mathrm{~A} ; \\ & \mathrm{l}_{\text {OUT } 1,6 \mathrm{max}}=2.9 \mathrm{~A} ; \\ & \mathrm{I}_{\text {OUT7max }}=1.4 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 4 \%+1 \% \\ \text { FS }^{(1)} \end{gathered}$ | $\begin{gathered} 8 \%+2 \% \\ \text { FS }^{(1)} \end{gathered}$ |  |
|  | Current monitor accuracy accl ${ }_{\text {CMOUT }}$ (low on-resistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \mathrm{l}_{\text {OUTmin }}=2 \text { * } \mathrm{l}_{\mathrm{OLD}} ; \\ & \text { lout8max }=0.9 \mathrm{~A} \end{aligned}$ |  |  |  |  |
|  | Current monitor accuracy accl $_{\text {CMOUT2, }}, 3,9,11,12,13,14,15$, HS and OUT7,8 (high on-resistance) |  |  |  |  |  |
|  | Current monitor accuracy accl ${ }_{\text {CMOUT10 }}$ | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \mathrm{l}_{\mathrm{OUT} \cdot \min }=2 * \mathrm{I}_{\mathrm{OLD}} ; \\ & \mathrm{I}_{\text {OUT10max }}=0.4 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 4 \%+1 \% \\ \text { FS }^{(1)} \end{gathered}$ | $\begin{gathered} 8 \%+4 \% \\ \text { FS }^{(1)} \end{gathered}$ |  |
| $\mathrm{t}_{\mathrm{cmb}}$ | Current monitor blanking time |  |  | 32 |  | $\mu \mathrm{s}$ |

1. $\mathrm{FS}($ full scale $)=\mathrm{I}_{\text {OUTmax }}{ }^{*} \mathrm{I}_{\mathrm{CMr}}$

### 3.4.9 Charge pump

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 15. Charge pump electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CP}}$ | Charge pump output voltage | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{CP}}=-15 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{S}}+6$ | $\mathrm{~V}_{\mathrm{S}}+7$ |  | V |
|  | $\mathrm{~V}_{\mathrm{S}} \geq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{CP}}=-15 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{S}}+11$ | $\mathrm{~V}_{\mathrm{S}}+12$ | $\mathrm{~V}_{\mathrm{S}}+13.5$ | V |  |
| $\mathrm{I}_{\mathrm{CP}}$ | Charge pump output current ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V} ;$ <br> $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{\mathrm{CP}}=100 \mathrm{nF}$ | 22.5 |  |  | mA |

Table 15. Charge pump electrical characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICPlim | Charge pump output current limitation ${ }^{(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{S}} ; \\ & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{\mathrm{CP}}=100 \mathrm{nF} \end{aligned}$ |  |  | 70 | mA |
| $\mathrm{V}_{\text {CP_Iow }}$ | Charge pump low threshold voltage |  | $\mathrm{V}_{\mathrm{S}}+4.5$ | $\mathrm{V}_{\mathrm{S}}+5$ | $\mathrm{V}_{\mathrm{S}}+5.5$ | V |
| $\mathrm{T}_{\mathrm{CP}}$ | Charge pump low filter time |  |  | 64 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{CP}}$ | Charge Pump frequency |  |  | 400 |  | kHz |

1. $\mathrm{I}_{\mathrm{CP}}$ is the minimum current the device can provide to an external circuit without $\mathrm{V}_{\mathrm{CP}}$ going below $\mathrm{V}_{\mathrm{S}}+10 \mathrm{~V}$.
2. $I_{\text {CPlim }}$ is the maximum current, which flows out of the device in case of a short to $\mathrm{V}_{\mathrm{S}}$.

### 3.4.10 Outputs OUT1 - OUT15, OUT_HS, ECV, ECDR

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$, all outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 16. Outputs OUT1 - OUT15, OUT_HS, ECV, ECDR

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ron OUT1,6 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT } 1,6}= \pm 1.5 \mathrm{~A} \end{aligned}$ |  | 300 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \\ & \mathrm{I}_{\text {OUT } 1,6}= \pm 1.5 \mathrm{~A} \end{aligned}$ |  |  | 600 | $\mathrm{m} \Omega$ |
| $\mathrm{r}_{\text {ON OUT2,3 }}$ | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT } 2,3}= \pm 0.25 \mathrm{~A} \end{aligned}$ |  | 2000 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT } 2,3}= \pm 0.25 \mathrm{~A} \end{aligned}$ |  |  | 4000 | $\mathrm{m} \Omega$ |
| ${ }^{\text {ON O OUT4 }}$ | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{l}_{\text {OUT4 }}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 150 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {ouT } 4}= \pm 3 \mathrm{~A} \end{aligned}$ |  |  | 300 | $\mathrm{m} \Omega$ |
| ron OUT5 | On-resistance to supply or GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT5 }}= \pm 3 \mathrm{~A} \end{aligned}$ |  | 100 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout5 }^{2} 3 \mathrm{~A} \end{aligned}$ |  |  | 200 | $\mathrm{m} \Omega$ |
| ron out | On-resistance to supply in low resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT7 }}=-0.8 \mathrm{~A} \end{aligned}$ |  | 500 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT7 }}=-0.8 \mathrm{~A} \end{aligned}$ |  |  | 1000 | $\mathrm{m} \Omega$ |
|  | On-resistance to supply in high resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT7 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT7 }}=-0.2 \mathrm{~A} \end{aligned}$ |  |  | 3200 | $\mathrm{m} \Omega$ |

Table 16. Outputs OUT1 - OUT15, OUT_HS, ECV, ECDR (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ron OUT8 | On-resistance to supply in low resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT8 }}=-0.4 \mathrm{~A} \end{aligned}$ |  | 800 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout8 }=-0.4 \mathrm{~A} \end{aligned}$ |  |  | 1600 | $\mathrm{m} \Omega$ |
|  | On-resistance to supply in high resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT8 }}=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout8 }=-0.2 \mathrm{~A} \end{aligned}$ |  |  | 3200 | $\mathrm{m} \Omega$ |
| ${ }^{\text {r ON }}$ OUT9,10,13,14 | On-resistance to supply | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT9 } 9,10,13,14}=-75 \mathrm{~mA} \end{aligned}$ |  | 2000 |  | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { louta }^{2} 10,13,14=-75 \mathrm{~mA} \end{aligned}$ |  |  | 4000 | $\mathrm{m} \Omega$ |
| ron out $11,12,15$, HS | On-resistance to supply | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUT11,12,15, }} \mathrm{HS}=-75 \mathrm{~mA} \end{aligned}$ |  | 5 |  | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout } 11,12,15, \mathrm{HS}=-75 \mathrm{~mA} \end{aligned}$ |  |  | 10 | $\Omega$ |
| ron ECV | On-resistance to GND | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUTECV,ECFD }}=+0.4 \mathrm{~A} \end{aligned}$ |  | 1600 | 2200 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \mathrm{I}_{\text {OUTECV,ECFD }}=+0.4 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {QLH }}$ | Switched-off output current high-side drivers of OUT715, OUT_HS | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; standby mode | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; active mode | -10 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QLH }}$ | Switched-off output current high-side drivers of OUT1-6 | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; standby mode | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$; Active mode | -100 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QLL }}$ | Switched-off output current low-side drivers of OUT1-6 | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {S }}$; standby mode |  |  | 165 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}-0.5 \mathrm{~V}$; active mode | -100 |  |  | $\mu \mathrm{A}$ |
|  | Switched-off output current low-side driver of ECV | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}-2.5 \mathrm{~V} \text { with } \\ & \mathrm{ECDR}=\mathrm{V}_{\mathrm{S}} ; \text { standby mode } \end{aligned}$ | -15 |  | 15 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}}-2.5 \mathrm{~V}$ with ECDR $=V_{S}$; active mode | -10 |  |  | $\mu \mathrm{A}$ |

### 3.4.11 Power outputs switching times

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 17. Power outputs switching times

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{dONH}}$ | Output delay time high-side driver on ( $\mathrm{OUT}_{1,2,3,4,5,6}$ ) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} ;$ <br> corresponding low-side driver is not active ${ }^{(1)(2)(3)}$ (from CSN 50\% to OUT 50\%) see Figure 18 | 15 | 40 | 80 | $\mu \mathrm{s}$ |
|  | Output delay time high-side driver on ( $\mathrm{OUT}_{7,8}$ ) |  | 20 | 40 | 90 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d OFF H }}$ | Output delay time high-side driver off (OUT $1,4,5,6$ ) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ (1)(2)(3) (from CSN 50\% to OUT 50\%) see Figure 18 | 50 | 150 | 300 | $\mu \mathrm{s}$ |
|  | Output delay time high-side driver off $\left(\mathrm{OUT}_{2,3,7,8}\right)$ |  | 20 | 70 | 130 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{dONH}}$ | Output delay time high-side driver on (OUT9 ...OUT15, OUT_HS) | $\mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{SREG}}=13.5 \mathrm{~V} ;$ <br> $V_{1}=5 \mathrm{~V}$; (from CSN 80\% to OUT 80\%) |  |  | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { OFF }}$ | Output switch off delay time highside driver on (OUT9 ...OUT15, OUT_HS) | $\mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$; $V_{1}=5 \mathrm{~V}$; (from CSN 80\% to OUT 20\%) |  |  | 35 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { ONL }}$ | Output delay time low-side driver $\left(\mathrm{OUT}_{1-6}, \mathrm{ECV}\right)$ on | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} ;$ <br> corresponding high-side driver is not active ${ }^{(1)(2)(3)}$ (from CSN 50\% to OUT 50\%) see Figure 18 | 15 | 30 | 70 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { OFF L }}$ | Output delay time low-side driver (OUT 1-6) off | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ ${ }^{(1)(2)(3)}$ (from CSN 50\% to OUT 50\%) see Figure 18 | 40 | 150 | 300 | $\mu \mathrm{s}$ |
|  | Output delay time low-side driver (ECV) off | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ ${ }^{(1)(2)(3)}$ (from CSN $50 \%$ to OUT 50\%) see Figure 18 | 15 | 45 | 110 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \mathrm{HL}}$ | Cross current protection time (OUT ${ }_{1-6}$ ) | $\mathrm{t}_{\text {cc ONLS_OFFHS }}-\mathrm{t}_{\text {d OFF }}{ }^{(4)}$ | 50 | 200 | 400 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { LH }}$ |  | $\mathrm{t}_{\mathrm{cc}}$ ONHS_OFFLS $-\mathrm{t}_{\mathrm{d} \text { OFF }}{ }^{(4)}$ |  |  |  |  |
| $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$ | Slew rate of $\mathrm{OUT}_{1}-\mathrm{OUT}_{8}, \mathrm{ECV}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} \\ & (1)(2)(3) \end{aligned}$ | 0.1 | 0.2 | 0.6 | V/ $/ \mathrm{s}$ |
| dVmax/dt | Maximum external applied slew rate on OUT1-OUT6 without switching on the LS and HS (only in Active mode) | Guaranteed by design | 20 |  |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}$ | Slew rate of OUT9-OUT15, OUT_HS | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{SREG}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{1}=5 \mathrm{~V}(1)(2)(3) \end{aligned}$ |  | 2 |  | V/ $/ \mathrm{s}$ |
| $\mathrm{f}_{\text {PWMx }}(00)$ | PWM switching frequency | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{SREG}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{1}=5 \mathrm{~V} \end{aligned}$ |  | 100 |  | Hz |

Table 17. Power outputs switching times (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $f_{\text {PWMx }}(01)$ | PWM switching frequency | $V_{S} / V_{\text {SREG }}=13.5 \mathrm{~V} ;$ <br> $V_{1}=5 \mathrm{~V}$ |  | 200 |  | Hz |
| $\mathrm{f}_{\text {PWMx }}(10)$ | PWM switching frequency | $\mathrm{V}_{\mathrm{S}} / V_{\text {SREG }}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | 330 | Hz |  |
| $\mathrm{f}_{\text {PWMx }}(11)$ | PWM switching frequency | $\mathrm{V}_{\mathrm{S}} / V_{\text {SREG }}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | 500 | Hz |  |

1. $R_{\text {LOAD }}=16 \Omega$ at $\mathrm{OUT}_{1,6}$ and $\mathrm{OUT}_{7,8}$ in low on-resistance mode
2. $R_{\text {LOAD }}=4 \Omega$ at $\mathrm{OUT}_{4,5}$
3. $R_{\text {LOAD }}=128 \Omega$ at $\mathrm{OUT}_{2,3,4,9,10,11,12,13,15,15, \mathrm{HS}}, \mathrm{ECV}$ and $\mathrm{OUT}_{7,8}$ in high on-resistance mode
4. $t_{C C}$ is the switch-on delay time if complement in half bridge has to switch off

### 3.4.12 Current monitoring

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 18. Current monitoring

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|locil, |loc6| | Overcurrent threshold HS \& LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V} 1=5 \mathrm{~V} ; \text { sink }$ <br> and source | 3 |  | 5 | A |
| $\left\|\mathrm{lOC}_{2}\right\|$, \|loc3| |  |  | 0.5 |  | 1.0 | A |
| $\|10 \mathrm{C4}\|$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V} 1=5 \mathrm{~V} \text {; sink } \\ & \text { and source; } \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } \\ & 70^{\circ} \mathrm{C} \end{aligned}$ | 7.5 |  | 10 | A |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V} 1=5 \mathrm{~V} ; \text { sink } \\ & \text { and source; } \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \end{aligned}$ | 6 |  | 10 | A |
| \|loc5_1 |  | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V} 1=5 \mathrm{~V} ; \text { sink }$ <br> and source | 3 | 4 | 5 | A |
| \|loc5_2| |  |  | 4.5 | 6 | 7.5 | A |
| \|loc5_3| |  |  | 7.5 |  | 10 | A |

Table 18. Current monitoring (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\|10 \mathrm{C7}\|$ | Overcurrent threshold HS in low onresistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{SREG}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{1}=5 \mathrm{~V} \text {; source } \end{aligned}$ | 1.5 |  | 2.5 | A |
|  | Overcurrent threshold HS in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| $\mid 10 \mathrm{OC8}$ | Overcurrent threshold HS in low onresistance mode |  | 0.7 |  | 1.3 | A |
|  | Overcurrent threshold HS in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| \|local, $\left\|\mathrm{loc}_{\mathrm{C} 13}\right\|$, $\mid{ }^{\circ} \mathrm{OC} 14$ | Overcurrent threshold HS in high current mode |  | 0.35 |  | 0.7 | A |
|  | Overcurrent threshold to HS in low current mode |  | 0.15 |  | 0.3 | A |
| $\mid \mathrm{lOC10}^{\text {l }}$ | Overcurrent threshold HS in high current mode |  | 0.5 |  | 1 | A |
|  | Overcurrent threshold HS in low current mode |  | 0.25 |  | 0.5 | A |
| $\left\|\mathrm{loC}_{11}\right\|$, $\left\|\mathrm{loC}_{12}\right\|$, \|loc15|, |loc_hs| | Overcurrent threshold HS in high current mode |  | 0.25 |  | 0.5 | A |
|  | Overcurrent threshold HS in low current mode |  | 0.15 |  | 0.3 | A |
| \|locecvl | output current threshold LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$; sink | 0.5 |  | 1.0 | A |
| ${ }^{\text {t }}$ FOC | Filter time of overcurrent signal | Duration of overcurrent condition to set the status bit | 10 | 55 | 100 | $\mu \mathrm{s}$ |
| frec 0 | Recovery frequency for OC; OCR_FREQ (CR 7) = 0 |  | 1 |  | 4 | kHz |
| $\mathrm{f}_{\text {rec } 1}$ | Recovery frequency for OC; OCR_FREQ (CR 7) = 1 |  | 2 |  | 6 | kHz |
| $\mathrm{t}_{\text {AR }}$ | Auto recovery time limit | OUT1 to OUT6 |  | 100 |  | ms |
|  |  | OUT7, OUT8, OUT_HS |  | 120 |  | ms |
| $\left\|l_{\text {OLD1 }}\right\|$, <br> \|loLD6| | Under-current threshold HS \& LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} ; \text { sink }$ <br> and source | 6 | 30 | 80 | mA |
| \|lold2|, <br> \|loLD3| |  |  | 6 | 20 | 30 | mA |
| \|loldal, |loLD5| |  |  | 40 | 150 | 300 | mA |

Table 18. Current monitoring (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|l_{\text {OLD }}\right\|$ | Under-current threshold HS in low on-resistance mode | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{SREG}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{1}=5 \mathrm{~V} \text {; source } \end{aligned}$ | 15 | 40 | 60 | mA |
|  | Under-current threshold HS in high on-resistance mode |  | 5 | 10 | 15 | mA |
| \|lolds ${ }^{\text {l }}$ | Under-current threshold HS in low on-resistance mode |  | 10 | 30 | 45 | mA |
|  | Under-current threshold HS in high on-resistance mode |  | 5 | 10 | 15 | mA |
| Ioldgl, \|loLD13|, |loLD14| | Under-current threshold HS in high current mode |  | 6 |  | 12 | mA |
|  | Under-current threshold HS in low current mode |  | 0.5 |  | 4 | mA |
| $\left\|l_{\text {OLD10 }}\right\|$ | Under -current threshold HS in high current mode |  | 10 |  | 30 | mA |
|  | Under -current threshold HS in low current mode |  | 0.3 |  | 4 | mA |
| \|lold11|, $\left\|l_{\text {OLD12 }}\right\|$, \|loLD15|, |loLD_hs| | Under -current threshold HS in high current mode |  | 6 |  | 12 | mA |
|  | Under -current threshold HS in low current mode |  | 0.85 |  | 4 | mA |
| \|loldecyl | Under-current threshold LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$; sink | 6 | 20 | 30 | mA |
| $\mathrm{t}_{\text {OL_out }}$ | Filter time of open-load signal | Duration of open-load condition to set the status bit | 150 | 200 | 250 | $\mu \mathrm{s}$ |

### 3.4.13 Heater

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 19. Heater

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {GHheater }}$ | Average charge-current (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| $\mathrm{R}_{\text {GLheater }}$ | On-resistance (dischargestage) | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 8 | 10 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 11 | 14 | $\Omega$ |
| $\mathrm{V}_{\text {GHheater }}$ | Gate-on voltage | $\mathrm{V}_{\mathrm{S}}=\mathrm{SH}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\text {SHheater }}+ \\ 6 \end{gathered}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{S}}=\mathrm{SH}=12 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\underset{8}{\mathrm{~V}_{\text {SHeahter }}+}$ | $\begin{aligned} & \text { V SHeater } \\ & +10 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {SHeater }} \\ +11.5 \end{gathered}$ | V |

Table 19. Heater (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {GSHeater }}$ | Passive gate-clamp resistance |  |  | 15 |  | k $\Omega$ |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \mathrm{xHL}}$ | Propagation delay time high to low (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \mathrm{xLLH}}$ | Propagation delay time low to high (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {GHheaterr }}$ | Rise time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\text {Sheater }}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| $\mathrm{t}_{\text {GHheaterf }}$ | Fall time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\text {Sheater }}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |

### 3.4.14 H-bridge driver

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 20. H-bridge driver

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drivers for external high-side PowerMOS |  |  |  |  |  |  |
| $\mathrm{I}_{\text {GHx(Ch) }}$ | Average charge current (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| $\mathrm{R}_{\mathrm{GHx}}$ | On-resistance (dischargestage) | $\begin{aligned} & \mathrm{V}_{\mathrm{SHx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 6 | 10 | 14 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SHx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \end{aligned}$ |  | 14 | 20 | $\Omega$ |
| $\mathrm{V}_{\text {GHHx }}$ | Gate-on voltage | $\mathrm{V}_{\mathrm{S}}=\mathrm{SH}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{SHx}}+6$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{S}}=\mathrm{SH}=12 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{SHx}}+8$ | $\mathrm{V}_{\mathrm{SHx}}+10$ | $\mathrm{V}_{\mathrm{SHx}}+11.5$ | V |
| $\mathrm{R}_{\mathrm{GSHx}}$ | Passive gate-clamp resistance | $\mathrm{V}_{\mathrm{GHx}}=0.5 \mathrm{~V}$ |  | 15 |  | k $\Omega$ |
| Drivers for external low-side Power-MOS |  |  |  |  |  |  |
| $\mathrm{I}_{\text {GLx }(\mathrm{Ch})}$ | Average charge-current (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| $\mathrm{R}_{\mathrm{GLx}}$ | On-resistance (dischargestage) | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 6 | 10 | 14 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{GHx}}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 14 | 20 | $\Omega$ |
| $\mathrm{V}_{\text {GHLx }}$ | Gate-on voltage | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\mathrm{V}_{\text {SLX }}+6$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{I}_{\mathrm{CP}}=15 \mathrm{~mA}$ | $\mathrm{V}_{\text {SLx }}+8$ | $\mathrm{V}_{\mathrm{SLx}}+10$ | $\mathrm{V}_{\mathrm{SLX}}+11.5$ | V |
| $\mathrm{R}_{\mathrm{GSLx}}$ | Passive gate-clamp resistance |  |  | 15 |  | k $\Omega$ |

### 3.4.15 Gate drivers for the external Power-MOS switching times

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 21. Gate drivers for the external Power-MOS switching times

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \times \mathrm{HL}}$ | Propagation delay time high to low (switch mode ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \times \mathrm{LLH}}$ | Propagation delay time low to high (switch mode) $^{(1)}$ | $\begin{aligned} & V_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {GHxrmax }}$ | Maximum source current (current mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=1 \mathrm{~V} ; \\ & \mathrm{SLEW}\left\langle 4: 0>=1 \mathrm{~F}_{\mathrm{H}}\right. \end{aligned}$ |  | 32 |  | mA |
| $\mathrm{I}_{\text {GHxfmax }}$ | Maximum sink current (current mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=2 \mathrm{~V} ; \\ & \mathrm{SLEW}\left\langle 4: 0>=1 \mathrm{~F}_{\mathrm{H}}\right. \end{aligned}$ |  | 32 |  | mA |
| $\mathrm{dl}_{\mathrm{IGHx}}$ | Source current accuracy | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=1 \mathrm{~V} \end{aligned}$ | See Figure 12: IGHxr ranges |  |  |  |
| $\mathrm{dl}_{1 \mathrm{GHXf}}$ | Sink current accuracy | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{V}_{\mathrm{GHx}}=2 \mathrm{~V} \end{aligned}$ | See Figure 13: IGHxf ranges |  |  |  |
| $\mathrm{V}_{\text {DSHxS }}$ | Switching voltage $\left(V_{S}-V_{S H}\right)$ between current mode and switch mode (rising) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | 2.8 |  | V |
| $\mathrm{V}_{\text {DSHxfSW }}$ | Switching voltage $\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\mathrm{SH}}\right)$ between switch mode and current mode (falling) | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | 2.8 |  | V |
| $\mathrm{t}^{\text {GHxr }}$ | Rise time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| $\mathrm{t}_{\mathrm{GHxf}}$ | Fall time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| $\mathrm{t}^{\text {GLxr }}$ | Rise time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| $\mathrm{t}^{\text {GLxf }}$ | Fall time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| $\operatorname{tccp}_{0001}$ | Programmable cross-current protection time |  |  | 500 |  | ns |
| $\operatorname{tcc}_{0010}$ | Programmable cross-current protection time |  |  | 750 |  | ns |
| $\mathrm{tccp}_{0011}$ | Programmable cross-current protection time |  |  | 1000 |  | ns |
| $\operatorname{tccp}_{0100}$ | Programmable cross-current protection time |  |  | 1250 |  | ns |
| $\operatorname{tcc}_{0101}$ | Programmable cross-current protection time |  |  | 1500 |  | ns |

Table 21. Gate drivers for the external Power-MOS switching times (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\operatorname{tccp}_{0110}$ | Programmable cross-current protection time |  |  | 1750 |  | ns |
| $\operatorname{tccp}_{0111}$ | Programmable cross-current protection time |  |  | 2000 |  | ns |
| $\operatorname{tccp}_{1000}$ | Programmable cross-current protection time |  |  | 2250 |  | ns |
| $\operatorname{tccp}_{1001}$ | Programmable cross-current protection time |  |  | 2500 |  | ns |
| $\operatorname{tccp}_{1010}$ | Programmable cross-current protection time |  |  | 2750 |  | ns |
| $\operatorname{tccp}_{1011}$ | Programmable cross-current protection time |  |  | 3000 |  | ns |
| $\operatorname{tccp}_{1100}$ | Programmable cross-current protection time |  |  | 3250 |  | ns |
| $\operatorname{tccp}_{1101}$ | Programmable cross-current protection time |  |  | 3500 |  | ns |
| $\operatorname{tccp}_{1110}$ | Programmable cross-current protection time |  |  | 3750 |  | ns |
| $\operatorname{tccp}_{1111}$ | Programmable cross-current protection time |  |  | 4000 |  | ns |
| $\mathrm{f}_{\text {PWM }}$ | PWMH switching frequency ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} ; \\ & \text { PWMH-Duty-Cycle }=50 \% \end{aligned}$ |  |  | 50 | kHz |

1. Without cross-current protection time $\mathrm{t}_{\mathrm{CCP}}$.

Figure 11. H-driver delay times


Figure 12. IGHxr ranges


Figure 13. IGHxf ranges


### 3.4.16 Drain source monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{S} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 22. Drain source monitoring external H-bridge

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SCd1_HB }}$ | Drain-source threshold voltage |  | 0.375 | 0,5 | 0.625 | V |
| $\mathrm{~V}_{\text {SCd2_HB }}$ | Drain-source threshold voltage |  | 0.6 | 0,75 | 0.9 | V |
| $\mathrm{~V}_{\text {SCd3_HB }}$ | Drain-source threshold voltage |  | 0,85 | 1 | 1,15 | V |
| $\mathrm{~V}_{\text {SCd4_HB }}$ | Drain-source threshold voltage |  | 1,06 | 1,25 | 1,43 | V |
| $\mathrm{~V}_{\text {SCd5_HB }}$ | Drain-source threshold voltage |  | 1,27 | 1,5 | 1,73 | V |
| $\mathrm{~V}_{\text {SCd6_HB }}$ | Drain-source threshold voltage |  | 1,49 | 1,75 | 2,01 | V |
| $\mathrm{~V}_{\text {SCd7_HB }}$ | Drain-source threshold voltage |  | 1,7 | 2 | 2,3 | V |
| $\mathrm{t}_{\text {SCd_HB }}$ | Drain-source monitor filter time |  |  | 6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {scs_HB }}$ | Drain-source comparator settling <br> time | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{\mathrm{SH}}=$ jump from |  |  | 5 | $\mu \mathrm{~s}$ |

### 3.4.17 Drain source monitoring external heater MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 23. Drain source monitoring external heater MOSFET

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| $V_{\text {SCd1_HE }}$ | Drain-source threshold voltage |  | 160 | 200 | 250 | mV |
| $\mathrm{V}_{\text {SCd2_HE }}$ | Drain-source threshold voltage |  | 200 | 250 | 305 | mV |
| $\mathrm{V}_{\text {SCd3_HE }}$ | Drain-source threshold voltage |  | 240 | 300 | 360 | mV |
| $\mathrm{V}_{\text {SCd4_HE }}$ | Drain-source threshold voltage |  | 280 | 350 | 420 | mV |
| $\mathrm{V}_{\text {SCd5_HE }}$ | Drain-source threshold voltage |  | 320 | 400 | 480 | mV |
| $\mathrm{V}_{\text {SCd6_HE }}$ | Drain-source threshold voltage |  | 360 | 450 | 540 | mV |
| $\mathrm{V}_{\text {SCd7_HE }}$ | Drain-source threshold voltage |  | 400 | 500 | 600 | mV |
| $\mathrm{V}_{\text {SCd8_HE }}$ | Drain-source threshold voltage |  | 440 | 550 | 660 | mV |
| $\mathrm{t}_{\text {SCd_HE }}$ | Drain-source monitor filter time |  | 6 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {scs_HE }}$ | Drain-source comparator setting <br> time | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\text {SH }}=$ jump <br> from GND to $\mathrm{V}_{\mathrm{S}}$ |  |  | 5 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {scbl_HE }}$ | Drain-source <br> time |  | 8 |  | $\mu \mathrm{~s}$ |  |

### 3.4.18 Open-load monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V}$; $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 24. Open-load monitoring external H-bridge

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ODSL}}$ | Low-side drain-source monitor low <br> off-threshold voltage | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | $0.15 \mathrm{~V}_{\mathrm{S}}$ |  | V |
| $\mathrm{V}_{\mathrm{ODSH}}$ | Low-side drain-source monitor high <br> off-threshold voltage | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | $0.85 \mathrm{~V}_{\mathrm{S}}$ | V |  |
| $\mathrm{V}_{\mathrm{OLSHx}}$ | Output voltage of selected SHx in <br> open-load test mode | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | $0.5 \mathrm{~V}_{\mathrm{S}}$ | V |  |
| $\mathrm{R}_{\text {pdOL }}$ | Pull-down resistance of the non- <br> selected SHx pin in open-load mode | $\mathrm{V}_{\mathrm{SLx}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{\mathrm{SHX}}=4.5 \mathrm{~V}$ |  | 20 | $\mathrm{k} \Omega$ |  |
| $\mathrm{t}_{\mathrm{OL} \text { _HB }}$ | Open-load filter time |  |  | 2 | ms |  |

### 3.4.19 Open-load monitoring external heater MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 25. Open-load monitoring external heater MOSFET

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OLheater }}$ | Open-load -threshold voltage | $\mathrm{V}_{\text {SLx }}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ |  | 2 |  | V |
| $\mathrm{I}_{\text {OLheater }}$ | Pull-up current source open-load <br> diagnosis activated | $\mathrm{V}_{\text {SLx }}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ;$ <br> $\mathrm{V}_{\text {SHheater }}=4.5 \mathrm{~V}$ |  | 1 |  | mA |
| $\mathrm{t}_{\text {OL_HE }}$ | Open-load filter time |  |  | 2 |  | ms |

### 3.4.20 Electro-chrome mirror driver

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 26. Electro-chrome mirror driver

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CTRLmax }}$ | Maximum EC-control voltage | $\underset{(1)}{\mathrm{ECV}} \mathrm{HV}(\text { Config Reg })=1$ | 1.4 |  | 1.6 | V |
|  |  | $\underset{(1)}{\mathrm{ECV}} \mathrm{C} \text { HV }(\text { Config Reg })=0$ | 1.12 |  | 1.28 | V |
| DNL ${ }_{\text {ECV }}$ | Differential Non Linearity |  | -2 |  | 2 | $\underset{(2)}{\text { LSB }}$ |
| $\mathrm{IdV}_{\mathrm{ECV}} \mathrm{l}$ | Voltage deviation between target and ECV | $\begin{aligned} & \mathrm{dV}_{E C V}=V_{\text {target }}{ }^{(3)}-V_{E C V} ; \\ & \mathrm{I}_{\mathrm{ECDR}} \mathrm{I}<1 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} -5 \%-- \\ 1 \mathrm{LSB}^{(2)} \end{gathered}$ |  | $\begin{aligned} & +5 \%+ \\ & \text { 1LSB }^{(2)} \end{aligned}$ | mV |
| $\mathrm{dV}_{\text {ECVnr }}$ | Difference voltage between target and ECV sets flag if $\mathrm{V}_{\mathrm{ECV}}$ is below it | $d V_{E C V}=V_{\text {target }}{ }^{(3)}-V_{E C V}$; toggle bitx $=1$; status reg. x |  | 120 |  | mV |
| $\mathrm{dV}_{\text {ECVhi }}$ | Difference voltage between target and ECV sets flag if $V_{E C V}$ is above it | $\begin{aligned} & d V_{E C V}=V_{\text {target }}^{(3)}-V_{E C V} ; \\ & \text { toggle bitx }=1 ; \text { status reg. } x \end{aligned}$ |  | -180 |  | mV |
| $\mathrm{t}_{\text {FECVNR }}$ | $E C V_{N R}$ filter time |  |  | 32 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FECVHI }}$ | $E C V_{\text {HI }}$ filter time |  |  | 32 |  | $\mu \mathrm{s}$ |
| $V_{\text {ECDRminHIGH }}$ | Output voltage range | $\mathrm{I}_{\mathrm{ECDR}}=-10 \mu \mathrm{~A}$ | $\begin{aligned} & \text { V1 - } \\ & 0.3 \mathrm{~V} \end{aligned}$ |  | V1 | V |
| $\mathrm{V}_{\text {ECDRmaxLOW }}$ |  | $\mathrm{I}_{\text {ECDR }}=10 \mu \mathrm{~A}$ | 0 |  | 0.7 | V |

Table 26. Electro-chrome mirror driver (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ECDR }}$ | Current into ECDR | $\begin{aligned} & \mathrm{V}_{\text {target }}{ }^{(3)}>\mathrm{V}_{\mathrm{ECV}}+500 \mathrm{mV} ; \\ & \mathrm{V}_{\mathrm{ECDR}}=3.5 \mathrm{~V} \end{aligned}$ | -100 |  | -10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {target }}^{(3)}<\mathrm{V}_{\mathrm{ECV}}-500 \mathrm{mV} ; \\ & \mathrm{V}_{\mathrm{ECDR}}=1.0 \mathrm{~V} ; \mathrm{V}_{\text {target }}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{ECV}}=0.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 10 |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {ecdrdis }}$ | Pull-down resistance at ECDR in fast discharge mode and while EC-mode is off | $\begin{aligned} & \mathrm{V}_{\mathrm{ECDR}}=0.7 \mathrm{~V} ; \mathrm{ECON}=' 1 \text { ', } \\ & \mathrm{EC}<5: 0>=0 \text { or } \mathrm{ECON}=‘{ }^{\prime} \end{aligned}$ |  |  | 10 | k $\Omega$ |

1. Bit ECV_HV (Config Reg) $=$ ' 1 ' or ' 0 ': ECV voltage, where $I_{E C D R}$ can change sign.
2. 1 LSB (Least Significant Bit) $=23.8 \mathrm{mV}$ typ
3. $V_{\text {target }}$ is set by bits $\mathrm{EC}<5: 0>$ (CR 11) and bit ECV_HV (Config Reg); tested for each individual bit.

### 3.4.21 Fail safe low-side switch

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 27. Fail safe low-side switch

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT_max }}$ | Max output voltage in <br> case of missing supply | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA} ; \mathrm{V}_{\text {S }}=\mathrm{V}_{\text {SREG }}=0 \mathrm{~V}$ |  | 2 | 2.5 | V |
| $\mathrm{R}_{\text {DSON }}$ | DC output resistance | $\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1.4 |  | $\Omega$ |
|  | $\mathrm{I}_{\text {LOAD }}=250 \mathrm{~mA} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}$ |  |  | 2.2 | $\Omega$ |  |
| $\mathrm{I}_{\text {OLimit }}$ | Overcurrent limitation | $8 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<16 \mathrm{~V}$ | 500 |  | 1500 | mA |
| $\mathrm{t}_{\text {ONHL }}$ | Turn on delay time to <br> $10 \% \mathrm{~V}_{\text {OUT }}$ |  |  |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {OFFLH }}$ | Turn off delay time to <br> $90 \% \mathrm{~V}_{\text {OUT }}$ |  |  |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {SCF }}$ | Short circuit filter time |  | 60 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{dV}_{\text {max }} / \mathrm{dt}$ | Maximum external <br> applied slew rate on <br> LS1_FSO and LS2_FSO <br> without switching on LS | Guaranteed by design |  |  | $\mathrm{V} / \mu \mathrm{s}$ |  |

### 3.4.22 Wake up input WU

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 28. Wake-up inputs

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {WUthn }}$ | Wake-up negative <br> edge threshold voltage |  | 0.4 <br> $V_{\text {SREG }}$ | 0.45 <br> $V_{\text {SREG }}$ | 0.5 <br> $V_{\text {SREG }}$ | V |
| $\mathrm{V}_{\text {WUthp }}$ | Wake-up positive edge <br> threshold voltage |  | 0.5 <br> $V_{\text {SREG }}$ | 0.55 <br> $V_{\text {SREG }}$ | 0.6 <br> $V_{\text {SREG }}$ | V |
| $\mathrm{V}_{\text {HYST }}$ | Hysteresis | 0.05 <br> $V_{\text {SREG }}$ | 0.1 <br> $V_{\text {SREG }}$ | 0.15 <br> $V_{\text {SREG }}$ | V |  |
| $\mathrm{t}_{\text {WU_stat }}$ | Static wake filter time |  | 5 | 64 |  | $\mu \mathrm{~s}$ |
| $\mathrm{I}_{\text {WU_stdby }}$ | Input current in <br> standby mode | $V_{\text {WU }}<1 \mathrm{~V}$ or <br> $\mathrm{V}_{\text {WU }}>\left(\mathrm{V}_{\text {SREG }}-1.5 \mathrm{~V}\right)$ | 30 | 60 | $\mu \mathrm{~A}$ |  |
|  | Input resistor to GND <br> in Active mode and in <br> Standby mode during <br> Wake-up input sensing |  | 80 | 160 | 300 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {WU_act }}$ |  |  | 16 |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {WU_cyc }}$ | Cyclic wake filter time |  |  |  |  |  |

### 3.4.23 High speed CAN transceiver

ISO 11898-2:2003 and ISO 11898-5:2007 compliant.
SAE J2284 compliant.
Selective wake functionality according to ISO 11898-6:2013.
The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.
$5.5 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V}$; $\mathrm{V}_{\text {CANSUP }}=\mathrm{V} 1$; $\mathrm{T}_{\text {junction }}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified. $-12 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{CANH}}+\mathrm{V}_{\mathrm{CANL}}\right) / 2 \leq 12 \mathrm{~V}$

Table 29. CAN communication operating range

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SREG_COM }}$ | Supply voltage operating <br> range for CAN <br> communication | $\mathrm{V}_{\mathrm{V} 1}=\mathrm{V}_{\text {CANSUP }}$ | 5.5 |  | 18 | V |
| $\mathrm{~V}_{\text {CANSUPlow }}$ | CAN supply low voltage flag | $\mathrm{V}_{\mathrm{V} 1}=\mathrm{V}_{\text {CANSUP }}$ decreasing | 4.5 | 4.65 | 4.8 | V |
| $\mathrm{~V}_{\text {CANHL,CM }}$ | Common mode Bus voltage | Measured with respect to the <br> ground of each CAN node | -12 |  | 12 | V |

Table 30. CAN transmit data input: pin TxDC

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TXDCLOW }}$ | Input voltage dominant level |  | 1.0 | 1.45 | 2.0 | V |
| $\mathrm{V}_{\text {TXDCHIGH }}$ | Input voltage recessive level |  | 1.2 | 1.85 | 2.3 | V |
| $\mathrm{V}_{\text {TXDCHYS }}$ | $\mathrm{V}_{\text {TXDCHIGH }}{ }^{-} \mathrm{V}_{\text {TXDCLOW }}$ |  | 0.2 | 0.4 | 0.7 | V |
| $\mathrm{R}_{\text {TXDCPU }}$ | TXDC pull up resistor |  | 16 | 35 | 60 | $\mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{d}, \mathrm{TXDC}}$ (dom-rec) | TXDC - CAN ${ }_{H, L}$ delay time dominant recessive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; 70 \% \\ & \mathrm{~V}_{\mathrm{RXD}}-30 \% \mathrm{~V}_{\mathrm{DIFF}} ; \mathrm{TXDC} \text { rise } \\ & \text { time }=10 \mathrm{~ns}(10 \%-90 \%)^{(1)} \end{aligned}$ | 0 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{d}, \mathrm{TXDC}}$ (rec-diff) | TXDC - CAN ${ }_{H, L}$ delay time recessive dominant | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; 30 \% \\ & \mathrm{~V}_{\mathrm{RXD}}-70 \% \mathrm{~V}_{\mathrm{DIFF}} ; \mathrm{TXDC} \text { fall } \\ & \text { time }=10 \mathrm{~ns}(90 \%-10 \%)^{(1)} \end{aligned}$ | 0 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{dom}}$ (TXDC) | TXDC dominant time-out |  | 0.8 | 2 | 5 | ms |

1. Guaranteed by design.

Table 31. CAN receive data output: Pin RxDC

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RXDCLOW }}$ | Output voltage dominant level | $\mathrm{I}_{\mathrm{XXDC}}=2 \mathrm{~mA}$ | 0 | 0.2 | 0.5 | V |
| $\mathrm{V}_{\text {RXDCHIGH }}$ | Output voltage recessive level | $\mathrm{I}_{\text {XXDC }}=-2 \mathrm{~mA}$ | V1-0.5 | V1-0.2 | V1 | V |
| $\mathrm{t}_{\mathrm{r}, \mathrm{RXDC}}$ | RXDC rise time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & 30 \%-70 \% \mathrm{~V}_{\mathrm{RXC}}{ }^{(1)} \end{aligned}$ | 0 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{f}, \mathrm{RXDC}}$ | RXDC fall time | $\begin{aligned} & C_{L}=15 \mathrm{pF} ; \\ & 70 \%-30 \% \mathrm{~V}_{\text {RXC }}{ }^{(1)} \end{aligned}$ | 0 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{d}, \mathrm{RXDC}}$ (dom-rec) | $\mathrm{CAN}_{\mathrm{H}, \mathrm{L}}-\mathrm{RXDC}$ delay time dominant - recessive | $\begin{aligned} & C_{L}=15 \mathrm{pF} ; \\ & 30 \% \mathrm{~V}_{\text {DIFF }}-70 \% \mathrm{~V}_{\text {RXC }}{ }^{(1)} \end{aligned}$ | 0 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{d}, \mathrm{RXDC}}$ (rec - dom) | $\mathrm{CAN}_{\mathrm{H}, \mathrm{L}}-\mathrm{RXDC}$ delay time recessive - dominant | $\begin{aligned} & C_{L}=15 \mathrm{pF} ; \\ & 70 \% \mathrm{~V}_{\text {DIFF }}-30 \% \mathrm{~V}_{\text {RXDC }}{ }^{(1)} \end{aligned}$ | 0 |  | 120 | ns |

1. Guaranteed by design.

Table 32. CAN transmitter dominant output characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CANHdom }}$ | Single ended CANH voltage <br> level in dominant state | $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCLOW; }} ; \mathrm{R}_{\mathrm{L}}=50 \Omega ;$ <br> $65 \Omega$ | 2.75 | 3.5 | 4.5 | V |
| $\mathrm{~V}_{\text {CANLdom }}$ | Single ended CANL voltage <br> level in dominant state | $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCLOW }} ;$ <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega ; 65 \Omega$ | 0.5 | 1.5 | 2.25 | V |
| $\mathrm{~V}_{\text {DIFF,dom }}$ | Differential output voltage in <br> dominant state: $\mathrm{V}_{\text {CANHdom }}-$ <br> $\mathrm{V}_{\text {CANLdom }}$ | $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCLOW }} ;$ <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega ; 65 \Omega$ | 1.5 | 2.0 | 3 | V |

Table 32. CAN transmitter dominant output characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SYM }}$ | Driver symmetry <br> $\mathrm{V}_{\text {SYM }}=\mathrm{V}_{\text {CANHdom }}{ }^{+}$ <br> $\mathrm{V}_{\text {CANLdom }}$ | Measured over one 250 kHz period $(4 \mu \mathrm{~s}) \mathrm{R}_{\mathrm{L}}=50 \Omega$; $65 \Omega$; $\mathrm{f}_{\text {TXDC }}=250 \mathrm{kHz}$ (square wave, $50 \%$ duty cycle); (1) $\mathrm{C}_{\text {SPLIT }}=4.7 \mathrm{nF}$ (+-5\%) | 4.5 | 5 | 5.5 | V |
| IOCANH,dom (0V) | CANH output current in dominant state | $\begin{aligned} & \mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\mathrm{TXDCLOW}} ; \\ & \mathrm{V}_{\mathrm{CANH}}=0 \mathrm{~V} \end{aligned}$ | -100 | -75 | -45 | mA |
| IOCANL,dom (5V) | CANL output current in dominant state | $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCLOW }} ; \mathrm{V}_{\text {CANL }}=5 \mathrm{~V}$ | 45 | 75 | 100 | mA |
| IOCANH,dom (40V) | CANH output current in dominant state | $\begin{aligned} & \mathrm{V}_{\mathrm{TXDC}}=\mathrm{V}_{\mathrm{TXDCLOW}} ; \\ & \mathrm{V}_{\mathrm{CANH}}=40 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=65 \Omega ; \\ & \mathrm{V}_{\mathrm{S}}=40 \mathrm{~V} \end{aligned}$ | 0 |  | 5 | mA |
| locanl,dom (40V) | CANL output current in dominant state | $\begin{aligned} & \mathrm{V}_{\mathrm{TXDC}}=\mathrm{V}_{\mathrm{TXDCLOW}} ; \\ & \mathrm{V}_{\mathrm{CANL}}=40 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=65 \Omega ; \mathrm{V}_{\mathrm{S}}=40 \mathrm{~V} \end{aligned}$ | 0 |  | 100 | mA |

1. Measurement equipment input load $<20 \mathrm{pF},>1 \mathrm{M} \Omega$.

Table 33. CAN transmitter recessive output characteristics, CAN normal mode

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CANHrec }}$ | CANH voltage level in <br> recessive state | TRX ready state; <br> $V_{\text {TXDC }}=V_{\text {TXDCHIGH }} ; ~ N o ~ l o a d ~$ | 2 | 2.5 | 3 | V |
| $\mathrm{~V}_{\text {CANLrec }}$ | CANL voltage level in <br> recessive state | TRX Ready state; <br> $V_{\text {TXDC }}=V_{\text {TXDCHiGH }} ; ~ N o ~ l o a d ~$ | 2 | 2.5 | 3 | V |
| $\mathrm{~V}_{\text {DIFF,recOUT }}$ | Differential output <br> voltage in recessive state <br> $V_{\text {CANHrec }}-\mathrm{V}_{\text {CANLrec }}$ | TRX Ready state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ; ~ N o ~ l o a d ~$ | -50 |  | 50 | mV |

Note: $\quad$ CAN normal mode: tested in TRX ready state while the device is in active mode.
Table 34. CAN transmitter recessive output characteristics, CAN low-power mode, biasing active

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CANHrecLPbias }}$ | CANH voltage level in <br> recessive state | TRX BIAS state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH; }} ; ~ N o ~ l o a d ~$ | 2 | 2.5 | 3 | V |
| $\mathrm{~V}_{\text {CANLrecLPbias }}$ | CANL voltage level in <br> recessive state | TRX BIAS state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHiGH }} ; ~ N o ~ l o a d ~$ | 2 | 2.5 | 3 | V |
| $\mathrm{~V}_{\text {DIFF,recOUTLPbias }}$ | Differential output voltage <br> in recessive state <br> $\mathrm{V}_{\text {CANHrec }}-\mathrm{V}_{\text {CANLIrec }}$ | TRX BIAS state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ; ~ N o ~ l o a d ~$ | -50 |  | 50 | mV |

Note: $\quad$ CAN low power mode, biasing active: tested in TRX BIAS state while the device is in active mode, V1 Standby mode and Vbat_standby mode

Table 35. CAN transmitter recessive output characteristics, CAN low-power mode, biasing inactive

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CANHrecLP }}$ | CANH voltage level in <br> recessive state | TRX Sleep state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ; ~ N o ~ l o a d ~$ | -0.1 | 0 | 0.1 | V |
| $\mathrm{~V}_{\text {CANLrecLP }}$ | CANL voltage level in <br> recessive state | TRX Sleep state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ; ~ N o ~ l o a d ~$ | -0.1 | 0 | 0.1 | V |
| $\mathrm{~V}_{\text {DIFF,recOUTLP }}$ | Differential output voltage <br> in recessive state <br> $\mathrm{V}_{\text {CANHrec }}-\mathrm{V}_{\text {CANLrec }}$ | TRX Sleep state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ;$ No load | -50 |  | 50 | mV |

Note: $\quad$ CAN Low Power mode, biasing inactive: tested in TRX sleep state while the device is in active mode, V1 Standby mode and Vbat_standby mode.

Table 36. CAN receiver input characteristics during CAN normal mode

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {THdom }}$ | Differential receiver <br> threshold voltage recessive <br> to dominant state | TRX ready state; <br> $\left(\mathrm{V}_{\text {CANH }}+\mathrm{V}_{\text {CANL }}\right) / 2=-12 \mathrm{~V}$, <br> $2.5 \mathrm{~V}, 12 \mathrm{~V}(1)$ | 0.5 | - | 0.9 | V |
| $\mathrm{~V}_{\text {THrec }}$ | Differential receiver <br> threshold voltage dominant <br> to recessive state | TRX Ready state; <br> $\left(\mathrm{V}_{\text {CANH }}+\mathrm{V}_{\text {CANL }}\right) / 2=-12 \mathrm{~V}$, <br> $2.5 \mathrm{~V}, 12 \mathrm{~V}(1)$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R_{L}=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN normal mode: tested in TRX ready state while the device is in active mode.
Table 37. CAN receiver input characteristics during CAN low power mode, biasing active

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {THdomLPbias }}$ | Differential receiver threshold <br> voltage recessive to <br> dominant state | TRX BIAS state; <br> $\left(\mathrm{V}_{\mathrm{CANH}}+\mathrm{V}_{\text {CANL }}\right) / 2=-12 \mathrm{~V}$, <br> $2.5 \mathrm{~V}, 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |
| $\mathrm{~V}_{\text {THrecLPbias }}$ | Differential receiver threshold <br> voltage dominant to <br> recessive state | TRX BIAS state; <br> $\left(\mathrm{V}_{\mathrm{CANH}}+\mathrm{V}_{\text {CANL }}\right) / 2=-12 \mathrm{~V}$, <br> $2.5 \mathrm{~V}, 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R_{L}=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN low power mode, biasing active: tested in TRX BIAS state while the device is in active mode, V1 Standby mode and Vbat_standby mode.

Table 38. CAN Receiver input characteristics during CAN Low power mode, biasing inactive

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {THdomLP }}$ | Differential receiver <br> threshold voltage <br> recessive to dominant <br> state | TRX sleep state; <br> $\left(\mathrm{V}_{\text {CANH }}+\mathrm{V}_{\text {CANL }}\right) / 2=-12 \mathrm{~V} ; 0 \mathrm{~V} ; 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |
| $\mathrm{~V}_{\text {THrecLP }}$ | Differential receiver <br> threshold voltage <br> dominant to recessive <br> state | TRX Sleep state; <br> $\left(\mathrm{V}_{\text {CANH }}+\mathrm{V}_{\mathrm{CANL}}\right) / 2=-12 \mathrm{~V} ; 0 \mathrm{~V} ; 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R_{L}=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN Low Power mode, biasing inactive: Tested in TRX Sleep state while the device is in active mode, V1 Standby mode and Vbat_standby mode.

Table 39. CAN receiver input resistance biasing active

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {diff }}$ | Differential internal resistance | TRX Ready \& TRX BIAS states; $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH; }}$ no load | 40 | 60 | 100 | k $\Omega$ |
| $\mathrm{R}_{\text {CANH, CANL }}$ | Single ended Internal resistance | TRX Ready \& TRX BIAS states; $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH }} ;$ no load | 20 | 30 | 50 | k $\Omega$ |
| $m_{R}$ | Internal Resistance matching $\mathrm{R}_{\mathrm{CANH}, \mathrm{CANL}}$ | TRX Ready \& TRX BIAS states; $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH; }}$ no load; $m_{R}=2 \times\left(R_{\text {CAN_H }}-R_{\text {CAN_L }}\right) /$ ( $\left.\mathrm{R}_{\mathrm{CAN} \text { _H }}+\mathrm{R}_{\mathrm{CAN} \text { _L }}\right)$ | -0.03 |  | 0.03 |  |
| $\mathrm{C}_{\text {in }}$ | Internal capacitance | Guaranteed by design |  | 20 | 35 | pF |
| $\mathrm{C}_{\text {in,diff }}$ | Differential internal capacitance | Guaranteed by design |  | 10 | 20 | pF |

Note: $\quad$ CAN Normal and Low Power mode, biasing active: Tested in TRX Ready and TRX BIAS state while the device is in active and V1 Standby mode.

Table 40. CAN transceiver delay

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ (Xpd, hl | Loop delay TXDC to RXDC (High to Low) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; \\ & 30 \% \mathrm{~V}_{\mathrm{TXDC}}-30 \% \mathrm{~V}_{\mathrm{RXDC}} ; \\ & \mathrm{TXDC} \text { fall time }=10 \mathrm{~ns}(90 \%-10 \%) ; \\ & \mathrm{C}_{\mathrm{RXDC}}=15 \mathrm{pF} ; \mathrm{f}_{\mathrm{TXDC}}=250 \mathrm{kHz} \end{aligned}$ |  |  | 255 | ns |
| ${ }^{\text {t }}$ (Xpd, h | Loop delay TXDC to RXDC (Low to High) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; \\ & 70 \% \mathrm{~V}_{\mathrm{TXD}}-70 \% \mathrm{~V}_{\mathrm{RXD}} ; \\ & \mathrm{TXDC} \text { rise time }=10 \mathrm{~ns}(10 \%-90 \%) ; \\ & \mathrm{C}_{\mathrm{RXDC}}=15 \mathrm{pF} ; \mathrm{f}_{\mathrm{TXDC}}=250 \mathrm{kHz} \end{aligned}$ |  |  | 255 | ns |

Table 40. CAN transceiver delay (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Bitrec }}$ | Recessive Bit symmetry | $\mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ;$ <br> $70 \% \mathrm{~V}_{\text {TXDC }}$ (rising) $-30 \% \mathrm{~V}_{\text {RXDC }}$ (falling); $\mathrm{C}_{\mathrm{RXD}}=15 \mathrm{pF} ; 10 \mathrm{~ns}$ (10\% $90 \%$, $90 \%$ - 10\%); Rectangular pulse signal $\mathrm{T}_{\text {TXDC }}=6000 \mathrm{~ns}$, high pulse 1000 ns, low pulse 5000 ns | 765 | 1000 | 1255 | ns |
| $t_{\text {CAN }}$ | CAN permanent dominant time-out |  | 500 | 700 | 1000 | $\mu \mathrm{s}$ |
| $t_{\text {WUP-V1 }}{ }^{(1)}$ | Time between WUP ${ }^{(2)}$ on the CAN bus until V1 goes active | Wake-Up according to ISO118985:2007 (Bit SWEN = 0); $70 \% \mathrm{~V}_{\text {DIFF }}-90 \%$ V1 $(\mathrm{min})$ | 0 |  | 200 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {WUF-V1 }}{ }^{(1)}$ | Time between WUF ${ }^{(3)}$ on the CAN bus until V1 goes active | Wake-Up according to ISO118986:2013 (Bit SWEN = 1); <br> $30 \% V_{\text {DIFF }}-90 \%$ V1 (min) | 0 |  | 200 | $\mu \mathrm{s}$ |

1. Guaranteed by characterization.
2. Time starts with the end of last dominant phase of the WUP.
3. Time starts with the end of CRC delimiter of the WUF.

Table 41. Maximum leakage currents on CAN_H and CAN_L, unpowered

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILeakage, CANH | Input leakage current CANH | Unpowered device; $\mathrm{V}_{\mathrm{CANH}}=5 \mathrm{~V}$; $\mathrm{V}_{\text {CANL }}=5 \mathrm{~V} ; \mathrm{V}_{\text {SREG }}, \mathrm{V}_{\text {CANSUP }}$ connected via $0 \Omega$ to $G N D ; V_{\text {SREG }}, V_{\text {CANSUP }}$ connected via $47 \mathrm{k} \Omega$ to $\mathrm{GND}^{(1)}$ $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C}^{(2)} \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}^{(3)} \end{aligned}$ | $\begin{aligned} & -10 \\ & -12 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | $\mu \mathrm{A}$ |
| ILeakage, CANL | Input leakage current CANL | Unpowered device; $\mathrm{V}_{\mathrm{CANH}}=5 \mathrm{~V}$; <br> $\mathrm{V}_{\text {CANL }}=5 \mathrm{~V} ; \mathrm{V}_{\text {SREG, }}, \mathrm{V}_{\text {CANSUP }}$ connected via $0 \Omega$ to GND; $V_{\text {SREG }}, V_{\text {CANSUP }}$ connected via $47 \mathrm{k} \Omega$ to $\mathrm{GND}^{(1)}$ $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C}^{(2)} \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}^{(3)} \end{aligned}$ | $\begin{aligned} & -10 \\ & -12 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | $\mu \mathrm{A}$ |

1. Guaranteed by design.
2. $105^{\circ} \mathrm{C}$ is the maximum junction temperature of an unpowered device according to this test condition within the specified ambient temperature range
3. Used for device test only.

Table 42. Biasing control timings

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {filer }}$ | CAN activity filter time |  | 0.5 |  | 5 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {wake }}$ | Wake-up time out |  | 0.5 | 1 | 5 | ms |

Table 42. Biasing control timings (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {Silence }}$ | CAN timeout |  | 600 | 700 | 1200 | ms |
| $t_{\text {BIAS }}$ | Bias reaction time |  | 0 |  | 200 | $\mu \mathrm{s}$ |

1. A wake-up-pattern is sent with a bit length of $t_{\text {filter. }} \cdot T_{\text {BIAS }}$ is measured from the rising edge after having released the bus at the end of the $2^{\text {nd }}$ dominant bit until CANH and CANL reach the minimum recessive output voltage $\left(\mathrm{V}_{\text {CANHrec }}, \mathrm{V}_{\text {CANHrec }}\right)$.

### 3.4.24 LIN transceiver

LIN 2.2 compliant for bit-rates up to 20 kBit/s SAE J2602 compatible.
The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V}$; $\mathrm{T}_{\text {junction }}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ unless otherwise specified.

Table 43. LIN transmit data input: pin TxD

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TXDLOW }}$ | Input voltage dominant level | Active mode | 1.0 |  |  | V |
| $\mathrm{~V}_{\text {TXDHIGH }}$ | Input voltage recessive level | Active mode |  |  | 2.3 | V |
| $\mathrm{~V}_{\text {TXDHYS }}$ | $\mathrm{V}_{\text {TXDHIGH }}-\mathrm{V}_{\text {TXDLOW }}$ | Active mode | 0.2 |  |  | V |
| $\mathrm{R}_{\text {TXDPU }}$ | TXD pull up resistor | Active mode | 13 | 29 | 46 | $\mathrm{k} \Omega$ |

Table 44. LIN receive data output: pin RxD

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RXDLOW }}$ | Output voltage dominant level | Active mode |  | 0.2 | 0.5 | V |
| $\mathrm{~V}_{\text {RXDHIGH }}$ | Output voltage recessive level | Active mode | $\mathrm{V} 1-0.5$ | $\mathrm{~V} 1-0.2$ |  | V |

Table 45. LIN transmitter and receiver: pin LIN

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {THdom }}$ | Receiver threshold voltage recessive to dominant state |  | $\begin{gathered} 0.4 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.45 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.5 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | V |
| $V_{\text {Busdom }}$ | Receiver dominant state |  |  |  | $\begin{gathered} 0.4 \mathrm{~V}_{\mathrm{SRE}} \\ \mathrm{G} \end{gathered}$ | V |
| $\mathrm{V}_{\text {THrec }}$ | Receiver threshold voltage dominant to recessive state |  | $\begin{gathered} 0.5 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.55 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.6 \\ V_{\text {SREG }} \end{gathered}$ | V |
| $V_{\text {Busrec }}$ | Receiver recessive state |  | $\begin{gathered} 0.6 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ |  |  | V |

Table 45. LIN transmitter and receiver: pin LIN (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {THhys }}$ | Receiver threshold hysteresis: $\mathrm{V}_{\text {THrec }}-\mathrm{V}_{\text {THdom }}$ |  | $\begin{gathered} 0.07 \\ V_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.1 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.175 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | V |
| $\mathrm{V}_{\text {THent }}$ | Receiver tolerance center value: $\left(\mathrm{V}_{\text {THrec }}+\mathrm{V}_{\text {THdom }}\right) / 2$ |  | $\begin{gathered} 0.475 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.5 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | $\begin{gathered} 0.525 \\ \mathrm{~V}_{\text {SREG }} \end{gathered}$ | V |
| $\mathrm{V}_{\text {THwkup }}$ | Activation threshold for wake-up comparator |  | 1.0 | 1.5 | 2 | V |
| $\mathrm{V}_{\text {THwkdwn }}$ | Activation threshold for wake-up comparator |  | $\begin{gathered} \mathrm{V}_{\text {SREG }}- \\ 3.5 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {SREG }} \\ 2.5 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SREG}^{-}} \\ 1.5 \end{gathered}$ | V |
| $t_{\text {LINBUS }}$ | LIN Bus Wake-up Dominant Filter time | Sleep mode; edge: rec-dom |  | 64 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dom_LIN }}$ | LIN Bus Wake-up Dominant Filter time | Sleep mode; edge: rec-domrec | 28 |  |  | $\mu \mathrm{s}$ |
| ILINDomsc | Transmitter input current limit in dominant state | $\begin{aligned} & \mathrm{V}_{\text {TXD }}=\mathrm{V}_{\text {TXDLOW }} ; \\ & \mathrm{V}_{\text {LIN }}=\mathrm{V}_{\text {BATMAX }}=18 \mathrm{~V} \end{aligned}$ | 40 | 100 | 180 | mA |
| $I_{\text {bus_PAS_dom }}$ | Input leakage current at the receiver incl. pull-up resistor | $\begin{aligned} & \mathrm{V}_{\text {TXD }}=\mathrm{V}_{\text {TXDHIGH }} ; \mathrm{V}_{\mathrm{LIN}}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{BAT}}=12 \mathrm{~V} ; \text { Slave mode } \end{aligned}$ | -1 |  |  | mA |
| $\mathrm{I}_{\text {bus_PAS_rec }}$ | Transmitter input current in recessive state | In standby modes; $\mathrm{V}_{\mathrm{TXD}}=\mathrm{V}_{\mathrm{TXDHIGH}} ; \mathrm{V}_{\mathrm{LIN}}>8 \mathrm{~V} \text {; }$ <br> $\mathrm{V}_{\mathrm{BAT}}<18 \mathrm{~V} ; \mathrm{V}_{\mathrm{LIN}} \geq \mathrm{V}_{\mathrm{BAT}}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {bus_NO_GND }}$ | Input current if loss of GND at device | $\begin{aligned} & \mathrm{GND}=\mathrm{V}_{\text {SREG }} ; \\ & 0 \mathrm{~V}<\mathrm{V}_{\text {LIN }}<18 \mathrm{~V} ; \\ & \mathrm{V}_{\text {BAT }}=12 \mathrm{~V} \end{aligned}$ | -1 |  | 1 | mA |
| $\mathrm{I}_{\text {bus }}$ | Input current if loss of $\mathrm{V}_{\text {BAT }}$ at device | $\begin{aligned} & \mathrm{GND}=\mathrm{V}_{\mathrm{S}} ; 0 \mathrm{~V}<\mathrm{V}_{\mathrm{LIN}}<18 \mathrm{~V} \\ & \mathrm{Tj}=-40^{\circ} \mathrm{C} \ldots .105^{\circ} \mathrm{C}^{(1)} \end{aligned}$ |  |  | 30 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{GND}=\mathrm{V}_{\mathrm{S}} ; 0 \mathrm{~V}<\mathrm{V}_{\mathrm{LIN}}<18 \mathrm{~V} \\ & \mathrm{Tj}=130^{\circ} \mathrm{C}^{(2)} \end{aligned}$ |  |  | 35 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LINdom }}$ | LIN voltage level in dominant state | Active mode; <br> $\mathrm{V}_{\mathrm{TXD}}=\mathrm{V}_{\mathrm{TXDLOW}}$ <br> RBus=500 Ohm |  |  | 1.2 | V |
| $\mathrm{V}_{\text {LINrec }}$ | LIN voltage level in recessive state | Active mode; $\begin{aligned} & \mathrm{V}_{\text {TXD }}=\mathrm{V}_{\text {TXDHIGH }} ; \\ & \mathrm{I}_{\text {LIN }}=10 \mu \mathrm{~A} \end{aligned}$ | $0.8 * V_{\text {S }}$ |  |  | V |
| $\mathrm{R}_{\text {LINup }}$ | LIN output pull up resistor | $\mathrm{V}_{\text {LIN }}=0 \mathrm{~V}$ | 20 | 40 | 60 | k $\Omega$ |
| $\mathrm{C}_{\text {LIN }}$ | LIN input capacitance |  |  |  | 30 | pF |

1. $105^{\circ} \mathrm{C}$ is the maximum junction temperature of an unpowered device according to this test condition within the specified ambient temperature range.
2. Used for device test only.

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 46. LIN transceiver timing

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RXpd }}$ | Receiver propagation delay time | $\begin{aligned} & \mathrm{t}_{\mathrm{RXPd}}=\max \left(\mathrm{t}_{\mathrm{RXPdr}}, \mathrm{t}_{\mathrm{RXPdf}}\right) ; \\ & \mathrm{t}_{\mathrm{RXPDf}}=\mathrm{t}\left(0.5 \mathrm{~V}_{\mathrm{RXD}}\right)-\mathrm{t}\left(0.45 \mathrm{~V}_{\text {LIN }}\right) ; \\ & \mathrm{t}_{\mathrm{RXPdr}}=\mathrm{t}\left(0.5 \mathrm{~V}_{\mathrm{RXD}}\right)-\mathrm{t}(0.55 \mathrm{~V} \text { LIN }) ; \\ & \mathrm{V}_{\text {SREG }}=12 \mathrm{~V} ; \mathrm{C}_{\mathrm{RXD}}=20 \mathrm{pF} ; \\ & \mathrm{R}_{\text {bus }}=1 \mathrm{k} \Omega, \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=660 \Omega, \\ & \mathrm{C}_{\text {bus }}=6.8 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=500 \Omega, \\ & \mathrm{C}_{\text {bus }}=10 \mathrm{nF}, \end{aligned}$ |  |  | 6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RXpd_sym }}$ | Symmetry of receiver propagation delay time (rising vs. falling edge) | $\begin{aligned} & \mathrm{t}_{\mathrm{RXpd}} \text { sym }=\mathrm{t}_{\mathrm{RXpdr}}-\mathrm{t}_{\mathrm{RXPdf}} ; V_{\mathrm{SRE}}=12 \mathrm{~V} ; \\ & \mathrm{R}_{\text {bus }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; \mathrm{C}_{\mathrm{RXD}}=20 \mathrm{pF} \end{aligned}$ | -2 |  | 2 | $\mu \mathrm{s}$ |
| D1 | Duty Cycle 1 | $\begin{aligned} & \mathrm{TH}_{\text {Rec }}(\max )=0.744 * \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{TH}_{\text {Dom }}(\max )=0.581 * \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{V}_{\text {SREG }}=7 \text { to } 18 \mathrm{~V}, \mathrm{t}_{\text {bit }}=50 \mu \mathrm{~s} ; \\ & \mathrm{D} 1=\mathrm{t}_{\text {bus_rec }}(\mathrm{min}) /\left(2 \times \mathrm{t}_{\text {bit }}\right) ; \\ & \mathrm{R}_{\text {bus }}=1 \overline{\mathrm{k}} \Omega, \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; R_{\text {bus }}=660 \Omega, \\ & \mathrm{C}_{\text {bus }}=6.8 \mathrm{nF} ; R_{\text {bus }}=500 \Omega, \\ & \mathrm{C}_{\text {bus }}=10 \mathrm{nF} \end{aligned}$ | 0.396 |  |  |  |
| D2 | Duty Cycle 2 | $\begin{aligned} & \mathrm{TH}_{\text {Rec }}(\min )=0.422^{*} \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{TH}_{\text {Dom }}(\mathrm{min})=0.284^{*} \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{V}_{\text {SREG }}=7.6 \text { to } 18 \mathrm{~V}, \mathrm{t}_{\text {bit }}=50 \mu \mathrm{~s} ; \\ & \mathrm{D} 2=\mathrm{t}_{\text {bus }} \text { rec } \\ & \mathrm{Raxax}\left(\mathrm{max}_{\text {bus }}=1 \mathrm{k} \Omega, \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=660 \Omega,\right. \\ & \mathrm{C}_{\text {bus }}=6.8 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=500 \Omega, \\ & \mathrm{C}_{\text {bus }}=10 \mathrm{nF} \end{aligned}$ |  |  | 0.581 |  |
| D3 | Duty Cycle 3 | $\begin{aligned} & \mathrm{TH}_{\text {Rec }}(\max )=0.778^{*} \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{TH}_{\text {Dom }}(\max )=0.616^{*} \mathrm{~V}_{\text {SREG }} ; \mathrm{V}_{\text {SREG }}=7 \\ & \text { to } 18 \mathrm{~V}, \mathrm{t}_{\text {bit }}=96 \mu \mathrm{~s} ; \\ & \mathrm{D} 3=\mathrm{t}_{\text {bus }} \text { rec } \\ & \left.\mathrm{R}_{\text {bus }}=1 \mathrm{~min}\right) /\left(2 \times \mathrm{t}_{\text {bit }}\right) ; \\ & \mathrm{C}_{\text {bus }}=6.8 \mathrm{nF} ; \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=500 \Omega, \\ & \mathrm{C}_{\text {bus }}=10 \mathrm{nF}, \end{aligned}$ | 0.417 |  |  |  |
| D4 | Duty Cycle 4 | $\begin{aligned} & \mathrm{TH}_{\text {Rec }}(\min )=0.389^{*} \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{TH}_{\text {Dom }}(\min )=0.251^{*} \mathrm{~V}_{\text {SREG }} ; \\ & \mathrm{V}_{\text {SREG }}=7.6 \text { to } 18 \mathrm{~V}, \mathrm{t}_{\text {bit }}=96 \mu \mathrm{~s} ; \\ & \mathrm{D} 4=\mathrm{t}_{\text {bus }} \text { rec }(\text { max }) /\left(2 \times \mathrm{t}_{\text {bit }} ;\right. \\ & \mathrm{R}_{\text {bus }}=1 \overline{\mathrm{k} ~} \Omega, \mathrm{C}_{\text {bus }}=1 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=660 \Omega, \\ & \mathrm{C}_{\text {bus }}=6.8 \mathrm{nF} ; \mathrm{R}_{\text {bus }}=500 \Omega, \\ & \mathrm{C}_{\text {bus }}=10 \mathrm{nF} \end{aligned}$ |  |  | 0.590 |  |
| $\mathrm{t}_{\mathrm{dom}(\mathrm{TXDL})}$ | TXDL dominant timeout |  |  | 12 |  | ms |
| $\mathrm{t}_{\text {IIN }}$ | LIN permanent recessive time-out |  |  | 40 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {dom(bus) }}$ | LIN Bus permanent dominant time-out |  |  | 12 |  | ms |

Figure 14. LIN transmit, receive timing


### 3.4.25 SPI

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V}<\mathrm{V}_{\text {SREG }}<18 \mathrm{~V}$; $\mathrm{V} 1=5 \mathrm{~V}$; all outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 47. Input: CSN

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CSNLOW }}$ | Input voltage low level | Normal mode | 1.0 |  |  | V |
| $\mathrm{~V}_{\text {CSNHIGH }}$ | Input voltage high level | Normal mode |  |  | 2.3 | V |
| $\mathrm{~V}_{\text {CSNHYS }}$ | $\mathrm{V}_{\text {CSNHIGH }}-\mathrm{V}_{\text {CSNLOW }}$ | Normal mode | 0.2 |  |  | V |
| $\mathrm{I}_{\text {CSNPU }}$ | CSN Pull up resistor | Normal mode | 13 | 29 | 46 | $\mathrm{k} \Omega$ |

Table 48. Inputs: CLK, DI

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {set }}$ | Delay time from standby <br> to Active mode | Time until SPI, ADC and <br> OUT15/OUT_HS are operative |  | 10 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {set_CP }}$ | Delay time from standby <br> to Active mode | Time until power stages that are <br> supplied by the CP are operative | 560 | 750 | 960 | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\text {in_L }}$ | Input low level |  | 1.0 |  |  | V |
| $\mathrm{~V}_{\text {in_H }}$ | Input high level |  |  |  | 2.3 | V |
| $\mathrm{~V}_{\text {in_Hyst }}$ | Input hysteresis |  | 0.2 |  |  | V |
| $\mathrm{I}_{\text {pdin }}$ | Pull down current at <br> input | $\mathrm{V}_{\text {in }}=1.5 \mathrm{~V}$ | 30 | 60 | $\mu \mathrm{~A}$ |  |

Table 48. Inputs: CLK, DI (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| C $_{\text {in }}{ }^{(1)}$ | Input capacitance at <br> input CSN, CLK, DI and <br> PWM <br> 1,2 | Guaranteed by design |  |  | 15 | pF |
| $\mathrm{f}_{\text {CLK }}$ | SPI input frequency at <br> CLK |  |  |  | 4 | MHz |

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 49. DI, CLK and CSN timing

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CLK }}$ | Clock period |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock high time |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {CLKL }}$ | Clock low time |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {set_CSN }}$ | CSN setup time, CSN low <br> before rising edge of CLK |  | 150 |  |  | ns |
| $\mathrm{t}_{\text {set_CLK }}$ | CLK setup time, CLK high <br> before rising edge of CSN |  | 25 |  |  | ns |
| $\mathrm{t}_{\text {set_DI }}$ | DI setup time | 25 |  |  | ns |  |
| $\mathrm{t}_{\text {hold_DI }}$ | DI hold time |  |  | 25 | ns |  |
| $\mathrm{t}_{\text {r_in }}$ | Rise time of input signal DI, <br> CLK, CSN |  |  |  | 25 | ns |
| $\mathrm{t}_{\text {f_in }}$ | Fall time of input signal DI, <br> CLK, CSN |  |  |  |  |  |

Note: $\quad$ See Figure 16: SPI input timing.
Table 50. Output: DO

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DOL}}$ | Output low level | $\mathrm{I}_{\mathrm{DO}}=-4 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{~V}_{\mathrm{DOH}}$ | Output high level | $\mathrm{I}_{\mathrm{DO}}=4 \mathrm{~mA}$ | $\mathrm{~V} 1-0.5$ |  |  | V |
| $\mathrm{I}_{\mathrm{DOLK}}$ | 3 -state leakage <br> current | $\mathrm{V}_{\mathrm{CSN}}=\mathrm{V} 1,0 \mathrm{~V}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V} 1$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{DO}}$ | 3-state input <br> capacitance | Guaranteed by design |  | 10 | 15 | pF |

Table 51. DO timing

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}} \mathrm{DO}$ | DO rise time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA}$ |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{f} D \mathrm{DO}}$ | DO fall time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA}$ |  |  | 25 | ns |

Table 51. DO timing (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {en DO tri }} \mathrm{L}$ | DO enable time from 3-state to low level | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA} ;$ pull-up load to V1 |  | 50 | 100 | ns |
| $\mathrm{t}_{\text {dis DO L tri }}$ | DO disable time from low level to 3-state | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA} ;$ pull-up load to V1 |  | 50 | 100 | ns |
| $\mathrm{t}_{\text {en } \mathrm{DO} \text { tri } \mathrm{H}}$ | DO enable time from 3-state to high level | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA} ; \\ & \text { pull-down load to } \mathrm{GND} \end{aligned}$ |  | 50 | 100 | ns |
| $\mathrm{t}_{\text {dis DO H tri }}$ | DO disable time from high level to 3-state | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{I}_{\mathrm{LOAD}}=-1 \mathrm{~mA} ;$ <br> pull-down load to GND |  | 50 | 100 | ns |
| $t_{d}$ Do | DO delay time | $\begin{aligned} & \mathrm{V}_{\mathrm{DO}}<0.3 \mathrm{~V} 1 ; \\ & \mathrm{V}_{\mathrm{DO}}>0.7 \mathrm{~V} 1 ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | 30 | 60 | ns |

Note: $\quad$ See Figure 17: SPI output timing.
Table 52. CSN timing

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CSN_HI,min }}$ | Minimum CSN <br> High time, active <br> mode | Transfer of SPI-command to <br> Input Register | 6 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {CSNfail }}$ | CSN low timeout |  | 20 | 35 | 50 | ms |

Note: $\quad$ See Figure 18: SPI CSN - output timing.

### 3.4.26 Inputs TxD_C and TxD_L for Flash mode

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 ; \mathrm{V} 1=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 53. Inputs: TxD_C and TxD_L for Flash mode

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {flashL }}$ | Input low level $\left(\mathrm{V}_{\text {TXDC/L }}\right.$ for <br> exit from Flash mode) |  | 6.1 | 7.25 | 8.4 | V |
| $\mathrm{~V}_{\text {flashH }}$ | Input high level $\left(\mathrm{V}_{\text {TXDC/L }}\right.$ for <br> transition into Flash mode) |  | 7.4 | 8.4 | 9.4 | V |
| $\mathrm{~V}_{\text {flashHYS }}$ | Input voltage hysteresis |  | 0.6 | 0.8 | 1.0 | V |

### 3.4.27 Inputs DIRH, PWMH

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 54. Inputs DIRH, PWMH

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage low level | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | 1 |  |  | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input voltage high level | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ |  |  | 2.3 | V |
| $\mathrm{~V}_{\text {IHYS }}$ | Input hysteresis | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | 0.2 |  |  | V |
| $\mathrm{I}_{\text {in }}$ | Input pull-down current | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | 5 | 30 | 60 | $\mu \mathrm{~A}$ |

### 3.4.28 Debug input

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 55. Debug input

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{dIL}}$ | Input voltage low level | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | 1 |  |  | V |
| $\mathrm{~V}_{\text {dIH }}$ | Input voltage high level | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ |  |  | 2.3 | V |
| $\mathrm{~V}_{\text {dIHYS }}$ | Input hysteresis | $\mathrm{V}_{\text {SREG }}=13.5 \mathrm{~V}$ | 0.2 |  |  | V |
| $\mathrm{R}_{\text {din }}$ | Pull-down resistor | $\mathrm{V}_{\text {DEBUG }}=6$ to 18 V | 2.5 | 5 | 7.5 | $\mathrm{k} \Omega$ |

### 3.4.29 ADC characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 56. ADC characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {con }}$ | Conversion time |  |  | 2.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\text {ADC }}$ | Clock frequency (see $\left.\mathrm{f}_{\mathrm{clk}} 2\right)$ |  |  | 8 |  | MHz |
| Acc | Accuracy | Voltage divider + reference ${ }^{(1)}$ | -2 |  | 2 | \% |
|  |  | Overall accuracy for WU input: $V_{S}=22 \mathrm{~V}$ | -3 |  | 3 |  |
|  |  | Overall accuracy for WU input: $V_{S}=18 \mathrm{~V}$ | -3.5 |  | 3.5 |  |
|  |  | Overall accuracy for WU input: $V_{S}=6 \mathrm{~V}$ | -4 |  | 4 |  |
|  |  | Overall accuracy for WU input: $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ | -4.6 |  | 4.6 |  |

Table 56. ADC characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IE}_{\mathrm{I}} \mathrm{I}$ | Integral linearity error |  |  |  | 4 | LSB |
| $\mathrm{IE}_{\mathrm{D}} \mathrm{I}$ | Differential linearity <br> error |  |  |  | 2 | LSB |
| $\mathrm{V}_{\text {AINVS }}$ | Conversion voltage <br> range $\left(\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {SREG }} \&\right.$ <br> $\mathrm{WU})$ |  | 1 |  | 22 | V |
| $\mathrm{~V}_{\text {AINTemp }}$ | Conversion voltage <br> range (T $\left.\mathrm{T}_{\mathrm{CL}} 1 \ldots \mathrm{~T}_{\mathrm{CL}} 6\right)$ |  | 0 |  | 2 | V |

1. Guaranteed by design.

### 3.4.30 Temperature diode characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Table 57. Temperature diode characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TROOM 1-6 }}$ | $\mathrm{T}_{\text {SENSE }}$ output <br> voltage at $25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}=25^{\circ} \mathrm{C}$ | - | 1.4 |  | V |
| $\mathrm{~V}_{\text {TSENSE1-6 }}$ | $\mathrm{T}_{\text {SENSE }}$ output <br> voltage $1-8$ | $\mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{T}=130^{\circ} \mathrm{C} ;$ <br> $\mathrm{T}=-40^{\circ} \mathrm{C}$ | - | -4 | $\mathrm{mV} / \mathrm{K}$ |  |

### 3.4.31 Interrupt outputs

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Table 58. Interrupt outputs

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {INTL }}$ | Output low level | $\mathrm{I}_{\text {INT }}=-4 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{~V}_{\text {INTH }}$ | Output high level | $\mathrm{I}_{\text {INT }}=4 \mathrm{~mA}$ | $\mathrm{~V} 1-0.5$ |  |  | V |
| $\mathrm{I}_{\text {INTLK }}$ | 3-state leakage current | $0 \mathrm{~V}<\mathrm{V}_{\text {INT }}<\mathrm{V} 1$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\text {Interrupt }}$ | Interrupt pulse duration <br> (NINT, RxD_L/NINT, <br> RxD_C/NINT |  |  | 56 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {Int_react }}$ | Interrupt reaction time | Tested by scan chain | 6 |  | 40 | $\mu \mathrm{~s}$ |

### 3.4.32 Timer1 and Timer2

$$
6 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
$$

Table 59. Timer1 and Timer2

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| ton 1 | Timer on time |  |  | 0.1 |  | ms |
| ton 2 | Timer on time |  |  | 0.3 |  | ms |
| ton 3 | Timer on time |  |  | 1 |  | ms |
| ton 4 | Timer on time |  |  | 10 |  | ms |
| ton 5 | Timer on time |  |  | 20 |  | ms |
| T1 | Timer period |  |  | 10 |  | ms |
| T2 | Timer period |  |  | 20 |  | ms |
| T3 | Timer period |  |  | 100 |  | ms |
| T4 | Timer period |  |  | 200 |  | ms |
| T5 | Timer period |  |  | 500 |  | ms |
| T6 | Timer period |  |  | 2000 |  | ms |
| T7 | Timer period |  |  |  | ms |  |
| T8 | Timer period |  |  |  |  |  |

Figure 15. SPI - transfer timing diagram


The SPI can be driven by a micro controller with its SPI peripheral running in following mode:
$\mathrm{CPOL}=0$ and $\mathrm{CPHA}=0$.
For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

Figure 16. SPI input timing


Figure 17. SPI output timing


Figure 18. SPI CSN - output timing


Figure 19. SPI - CSN high to low transition and global status bit access


### 3.4.33 SGND loss comparator

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
Table 60. SGND loss comparator

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SGNDloss }}$ | $\mathrm{V}_{\text {SGND }}$ loss threshold | $\left(\mathrm{V}_{\text {SGND }}-\mathrm{V}_{\text {PGND }}\right)$ | 100 | 270 | 500 | mV |
| $\mathrm{t}_{\text {SGNDloss }}$ | $\mathrm{V}_{\text {SGND }}$ loss filter time |  | 5 | 7 | 9 | $\mu \mathrm{~s}$ |

## 4 Application information

### 4.1 Supply $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {SREG }}$

$\mathrm{V}_{\text {SREG }}$ supplies voltage regulators V 1 and V 2, all internal regulated voltages for analog and digital functionality, LIN, CAN, the EC control block and both P-channel high-side switches OUT15 and OUT_HS.

All other high-sides, Fail Safe block and the charge pump are supplied by $\mathrm{V}_{\mathrm{S}}$.
In case the $\mathrm{V}_{\text {SREG }}$ pin is disconnected, all power outputs connected to $\mathrm{V}_{\mathrm{S}}$ are automatically switched off.

### 4.2 Voltage regulators

The device contains two independent and fully protected low drop voltage regulators designed for very fast transient response and do not require electrolytic output capacitors for stability.

The output voltage is stable with ceramic load capacitors >220nF.

### 4.2.1 Voltage regulator: V1

The V1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current to supply the system microcontroller and the integrated CAN transceiver. The V1 regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode. The V 1 voltage regulator is supplied by pin $\mathrm{V}_{\text {SREG }}$

In addition, the V1 regulator supplies the devices internal loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors >220 nF.

In case the device temperature exceeds the TSD1 threshold (either cluster or grouped mode) the V1 regulator remains on. The micro controller has the possibility for interaction or error logging. If the chip temperature exceeds the TSD2 threshold (TSD2 > TSD1), V1 will be deactivated and all wakeup sources (CAN, LIN, WU and Timer) are disabled. After $t_{T S D}$, the voltage regulator will restart automatically. If the restart fails 7 times within one minute the devices enter the Forced Vbat_standby mode. The status bit FORCED_SLEEP_TSD2/V1SC (SR1) is set.

### 4.2.2 Voltage regulator: V2

The voltage regulator V 2 is supplied by pin $\mathrm{V}_{\text {SREG }}$ and can supply additional 5 V loads such as sensors or potentiometers. The maximum continuous load current is 50 mA . The regulator is protected against:

- Overload
- Overtemperature
- Short-circuit (short to ground and battery supply voltage)
- Reverse biasing


### 4.2.3 Voltage regulator failure

The V1, and V2 regulator output voltages are monitored.
In case of a drop below the failure thresholds $\left(\mathrm{V} 1<\mathrm{V} 1_{\text {fail }}\right.$ for $\mathrm{t}>\mathrm{t}_{\mathrm{V} 1 \text { fail }}, \mathrm{V} 2<\mathrm{V} 2_{\text {fail }}$ for $\mathrm{t}>\mathrm{t}_{\mathrm{V} 2 \text { fail }}$ ), the failure bits V1FAIL, V2FAIL (SR 2) are latched.

### 4.2.4 Short to ground detection

At turn-on of the V 1 and V 2 regulators, a short-to-GND condition is detected by monitoring the regulator output voltage.

If V 1 or V 2 is below the $\mathrm{V} 1_{\text {fail }}$ ( or $\left.\mathrm{V} 2_{\text {fail }}\right)$ threshold for $\mathrm{t}>\mathrm{t}_{\mathrm{V} \text { 1short }}\left(\mathrm{t}>\mathrm{t}_{\mathrm{V} 2 \text { short }}\right)$ after turn-on, the devices will identify a short circuit condition at the related regulator will be switched off.

In case of V1 short-to-GND the device enters Forced Vbat_standby mode automatically. Bits FORCED_SLEEP_TSD2/V1SC and (SR 1) V1FAIL (SR 2) are set.

In case of a V2 short-to-GND failure the V2SC (SR 2) and V2FAIL (SR 2) bits are set.
Once the output voltage of the corresponding regulator exceeded the $\mathrm{V} 1_{\text {fail }}\left(\mathrm{V} 2_{\text {fail }}\right)$ threshold the short-to-ground detection is disabled. In case of a short-to-ground condition, the regulator is switched off due to thermal shutdown. V1 is switched off at TSD2, V2 is switched off at TSD1.

### 4.2.5 Voltage regulator behavior

Figure 20. Voltage regulator behaviour and diagnosis during supply voltage


### 4.3 Operating modes

The devices can be operated in the following operating modes:

- Active
- LIN Flash
- CAN Flash
- V1_standby
- VBAT_standby
- Debug


### 4.3.1 Active mode

All functions are available and the device is controlled by SPI.

### 4.3.2 Flash modes

To program the system microcontroller via LIN or HS CAN bus signals, the devices can be operated in LIN Flash mode or CAN Flash mode. The watchdog is disabled in these modes.

The Flash modes are entered by applying an external voltage at the respective pin:

- $\mathrm{V}_{\mathrm{TxDL}} \geq \mathrm{V}_{\text {FlashH }}$ (CAN Flash mode)
- $\quad \mathrm{V}_{\mathrm{TxDC}} \geq \mathrm{V}_{\text {FlashH }}$ (LIN Flash mode)

In CAN Flash mode the CAN transceiver is set in TRX bias mode (CAN_GO_TO_TRX_RDY = 1) and TRX Normal mode automatically
During CAN Flash mode, the watchdog can be deactivated by setting CR34: WDEN $=0$. Write access to this bit is only possible during CAN Flash mode in order to prevent accidental deactivation of the watchdog. After setting WDEN (CR 34) the CAN Flash mode can be left ( $\mathrm{V}_{\mathrm{TxDL}}<\mathrm{V}_{\text {FlashL }}$ ) and the Watchdog will remain deactivated (see Figure 21)

Figure 21. Sequence to disable/enable the watchdog in CAN Flash mode


In LIN Flash mode the maximum bitrate is increased to $100 \mathrm{kbit} / \mathrm{s}$ automatically (LIN_HS_EN = 1).

A transition from Flash modes to V1_standby or Vbat_standby mode is not possible.
At exit from Flash modes $\left(\mathrm{V}_{\mathrm{TxDL}}<\mathrm{V}_{\text {FlashL }}, \mathrm{V}_{\mathrm{TxDC}}<\mathrm{V}_{\text {FlashL }}\right)$ no NReset pulse is generated. The watchdog starts with a Long Open Window (tLw).

Note: $\quad$ Setting both $T x D L$ and $T x D C$ to high voltage levels (> $V_{\text {FlashH }}$ ) is not allowed. Communication at the respective $T x D$ pin is not possible.

### 4.3.3 SW-debug mode

To allow software debugging, the watchdog can be deactivated by applying an external voltage to the DEBUG input pin ( $\mathrm{V}_{\text {debug }}>\mathrm{V}_{\mathrm{diH}}$ ).
In Debug mode, all device functionality and Operating modes are available. The watchdog is deactivated. At Exit from Debug mode $\left(\mathrm{V}_{\text {debug }}<\mathrm{V}_{\text {diL }}\right)$ the watchdog starts with a Long Open Window.

Note: $\quad$ The device includes a test mode. This mode is activated by a dedicated sequence which includes a high voltage at the Debug Pin. The Debug Pin must be kept at nominal voltage levels in order to avoid accidental activation of the test mode.

### 4.3.4 V1_standby mode

The transition from Active mode to V1_standby mode is controlled by SPI.
To supply the micro controller in a low power mode, the V 1 voltage regulator remains active.
After the V1_standby command (CSN low to high transition), the device enters V1_standby mode immediately and the watchdog starts a Long Open Window ( $t_{\mathrm{LW}}$ ). The watchdog is deactivated as soon as the V 1 load current drops below the $\mathrm{I}_{\mathrm{CMP}}$ threshold ( $\mathrm{I}_{\mathrm{V} 1}<\mathrm{I}_{\mathrm{cmp}}$ fal $)$.

The V1 load current monitoring can be deactivated by setting ICMP = 1. In this configuration the watchdog will be deactivated upon transition into V1_standby mode without monitoring the V1 load current.

Writing ICMP (CR 34) $=1$ is only possible with the first SPI command after setting ICMP_CONFIG_EN (Config Reg) $=1$.

The ICMP_CONFIG_EN bit is reset to 0 automatically with the next SPI command.
Power outputs (except OUT_HS \& OUT15) are switched off in V1_standby mode. OUT_HS \& OUT15 remain in the configuration programmed prior to the standby command in order to enable (cyclic) supply of external contacts. The timer signal (Timer1 or Timer2) can be mirrored to the NINT output pin during V1_standby mode.

CAN and LIN transmitters (TxDL, TxDC) are off.
Wake-up capability by CAN and LIN can be disabled by SPI. The CAN transceiver can be configured in Listen mode (TxDC disabled, RxDC enabled) in order to support pretended networking concepts (for details see Section 4.10.6: Pretended networking)

### 4.3.5 Interrupt

Figure 22. NINT pins


## RxDL/NINT indicates:

- a wake-up event from V1_standby mode (except wake-up by CAN) and the programmable timer interrupt
RxDL/NINT pin is pulled low for $t=t_{\text {interrupt }}$.

RxDC/NINT indicates:

- Mode transitions of the CAN transceiver according to Figure 31: CAN transceiver state diagram
- CAN communication timeout (no CAN communication for $t>t_{\text {Silence }}$ ). The CANTO flag is set. This interrupt can be masked by SPI (CR2: CANTO_IRQ_EN).
RxDC/NINT pin is pulled low for $t=t_{\text {interrupt }}$.
See also Section 4.3.6: CAN wake-up signalization
NINT indicates:
- In Active mode:
$V_{\text {SREG }}$ dropped below the programmed early warning threshold in Control Register 3 ( $\mathrm{V}_{\text {SREG }}<\mathrm{VSREG} E W$ _TH); feature is deactivated if VSREG_EW_TH is set to 0 V . In V1_standby mode
- Programmable timer interrupt; An NINT pulse is generated at the beginning of the timer on-time (Timer 1 or Timer2)
- CAN communication timeout (no CAN communication for $t>t_{\text {Silence }}$ ). The CANTO flag is set. This interrupt can be masked by SPI (CR2: CANTO_IRQ_EN).
- Wake-up from V1_standby mode by any wake-up source

NINT is pulled low for $t=t_{\text {interrupt }}$
In case of increasing V 1 load current during V 1 _standby mode ( $\mathrm{I}_{\mathrm{V} 1}>\mathrm{I}_{\mathrm{cmp} \text { _ris }}$ ), the device remains in standby mode and the watchdog starts with a Long Open Window. No Interrupt signal is generated.

### 4.3.6 CAN wake-up signalization

Table 61. CAN wake-up signalization

| Operating mode | Event | Mode transition | Status flag | Interrupt pin |
| :---: | :---: | :---: | :---: | :---: |
| Active | WUP or WUP/WUF ${ }^{(1)}$ | Transition to TRX_Ready | WAKE_CAN WUP/WUF ${ }^{(1)}$ | RxDC |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO | $R \times D C^{(2)}$ |
|  | WUP ${ }^{(3)}$ | Transition into TRX_Bias | WUP | RxDC and NINT |
| V1_standby | WUP or WUP/WUF ${ }^{(1)}$ | Transition into Active mode; TRX_Ready | WAKE_CAN WUP/WUF ${ }^{(1)}$ | RxDC and NINT |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO | RxDC and NINT $^{(2)}$ |
|  | WUP ${ }^{(3)}$ | Transition into TRX_Bias | WUP | RXDC and NINT |
| $\mathrm{V}_{\text {bat_standby }}$ | WUP or WUP/WUF ${ }^{(1)}$ | Transition into Active mode; TRX_Ready | WAKE_CAN WUP/WUF ${ }^{(1)}$ | none |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO |  |

[^0]2. Interrupt can be disabled by SPI (CANTO_IRQ_EN).
3. $S W \_E N=0, P W N \_E N=1$ (Pretended Networking mode)

- no wake-up
- after reception of a wake-up patter (WUP) the transceiver enters TRX Bias mode
— Flags: WUP

Note: $\quad$ See also Figure 31: CAN transceiver state diagram.

### 4.3.7 VBAT_standby mode

The transition from Active mode to Vbat_standby mode is initiated by an SPI command. In Vbat_standby mode, the voltage regulators V 1 and V 2 (depending on configuration in CR 1 ), the power outputs (except OUT15 and OUT_HS) as well as LIN and CAN transmitters are switched off.

An NReset pulse is generated upon wake-up from Vbat_standby mode. At transition into Vbat_standby mode with selective wake-up enabled (SWEN = 1), the CAN transceiver is automatically set to TRX_standby configuration (RXEN $=0$ ).

### 4.4 Wake-up from Standby modes

A wake-up from standby mode will switch the device to Active mode. This can be initiated by one or more of the following events:

Table 62. Wake-up events description

| Wake up source | Description |
| :---: | :---: |
| LIN bus activity | Can be disabled by SPI |
| CAN bus activity | Can be disabled by SPI <br> Selective Wake-up can be enabled and configured by SPI |
| Level change of WU | Can be configured or disabled by SPI |
| $\mathrm{I}_{\mathrm{V} 1}>\mathrm{I}_{\mathrm{cmp} \text { _ris }}$ | Device remains in V1_standby mode but watchdog is enabled (If $\mathrm{I}_{\mathrm{CMP}}=0$ ). No interrupt is generated. |
| Timer Interrupt / Wake up of $\mu \mathrm{C}$ by TIMER | Programmable by SPI: <br> - V1_standby mode: configurable timer interrupt. NINT and RxDL/NINT interrupt signals are generated <br> - $V_{\text {bat_ }}$ standby mode: device wakes up after programmable timer expiration, V1 regulator is turned on and NReset signal is generated |
| SPI Access | Always active (except in $V_{\text {BAT_STANDBY }}$ mode) <br> Wake up event: CSN is low and first rising edge on CLK |

To prevent the system from a deadlock condition (no wake up from standby possible) a configuration where the wake up by LIN and HS CAN are both disabled is not allowed. All wake-up sources are configured to default values in case of such invalid setting. The SPI Error Bit SPIE (Global Status Byte) is set.

### 4.4.1 Wake up input

The WU input can be configured as wake-up source. The wake-up input is sensitive to any level transition (positive and negative edge) and can be configured for static or cyclic monitoring of the input voltage level.
For static contact monitoring, a filter time of $t_{\text {WU STAT }}$ is implemented. The filter is started when the input voltage passes the specified threshold $\mathrm{V}_{\mathrm{WU}}$ THP or $\mathrm{V}_{\mathrm{WU}}$ THN .
Cyclic contact monitoring allows periodical activation of the wake-up input to read the status of the external contact. The periodical activation can be configured to Timer 1 or Timer 2. The input signal is filtered with a filter time of $t_{\text {WU_CYC }}$ after a delay ( $80 \%$ of the configured Timer on-time. A Wake-up will be processed if the status has changed versus the previous cycle. The buffered output OUT_HS can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up input.

In standby modes, the input WU is configurable with an internal pull-up or pull-down current source according to the setup of the external contact. In Active mode the inputs have an internal pull down resistor ( $\mathrm{R}_{\mathrm{WU}}$ act $)$ and the input status can be read by SPI. Static sense should be configured before the read operation is started in order to reflect the actual input level.

### 4.5 Functional overview (truth table)

Table 63. Status of different functions/features vs operating modes

| Function | Comments | Operating modes |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Active mode | $\mathrm{V}_{1}$-standby static mode (cyclic sense) | $\mathrm{V}_{\text {bat }}$-standby static mode (cyclic sense) |
| Voltage regulator V1 | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | On | On ${ }^{(1)}$ | Off |
| Voltage regulator V2 | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | $\mathrm{On}^{(2)} / \mathrm{Off}$ | $\mathrm{On}^{(2)} / \mathrm{Off}$ |
| Reset generator |  | On | On | Off |
| Window watchdog | $\mathrm{V}_{1}$ monitor | On | $\begin{aligned} & \text { Off }\left(\text { on if } \mathrm{I}_{\mathrm{V} 1}>\mathrm{I}_{\mathrm{CMP}}\right. \\ & \text { and } \left.\mathrm{I}_{\mathrm{CMP}}=0\right) \end{aligned}$ | Off |
| Wake up |  | Off | Active ${ }^{(3)}$ | Active ${ }^{(3)}$ |
| HS-cyclic supply | Oscillator time base | On / Off | On ${ }^{(2)} / \mathrm{Off}$ | On ${ }^{(2)} / \mathrm{Off}$ |
| LIN | LIN 2.2a | On | Off ${ }^{(4)}$ | Off ${ }^{(4)}$ |
| HS_CAN |  | On / Off ${ }^{(5)}$ | Off ${ }^{(4)}$ | Off ${ }^{(4)}$ |
| Oscillator OSC1 | 2 MHz | On | On/Off ${ }^{(6)}$ | On/Off ${ }^{(6)}$ |
| Oscillator OSC2 | 32 MHz | ON | ON/Off ${ }^{(7)}$ | ON/Off ${ }^{(7)}$ |
| $V_{\text {SREG-Monitor }}$ |  | On | (8) | (8) |
| $\mathrm{V}_{\text {S-Monitor }}$ |  | On | Off | Off |

Table 63. Status of different functions/features vs operating modes (continued)

| Function | Comments | Operating modes |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Active mode | $\mathrm{V}_{1}$-standby static mode (cyclic sense) | $\mathrm{V}_{\text {bat }}$-standby static mode (cyclic sense) |
| H Bridge Gate Driver, EC control, bridge drivers, heater driver, all high-side drivers (except OUT_HS \& OUT15) supplied by $\mathrm{V}_{\mathrm{S}}$ |  | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | Off | Off |
| Fail-safe low-side switches |  | $\mathrm{On} / \mathrm{Off}{ }^{(9)}$ | On | On |
| Short circuit protection for fail-safe low-side switches (in case LS is switched on) |  | On | On | On |
| OUT_HS \& OUT15 (Pchannel HS) supplied by $V_{\text {SREG }}$ |  | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | On/ Off ${ }^{(2)}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ |
| Charge pump |  | On | Off | Off |
| ADC (SPI read out and $V_{\text {SREG }}$ early warning interrupt) |  | On | Off | Off |
| Thermal shutdown TSD2 |  | On | On | Off |
| Thermal shutdown TSD1x for OUT_HS and OUT15 (Pchannel HS) |  | On | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ |

1. Supply the processor in low current mode.
2. According to SPI setting and DIR.
3. Unless disabled by SPI.
4. The bus state is internally stored when going to standby mode. A change of bus state will lead to a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI). Selective Wake functionality if enabled by SPI
5. After power-on, the HS CAN transceiver is in CAN_TRX_SLEEP mode. It is activated by SPI command (CAN_GO_TRX_RDY=1)
6. ON, if cyclic sense is enabled or during wake-up request.
7. ON if $\mathrm{SWEN}=1$ (CAN partial networking enabled) and ongoing CAN communication on the bus.
8. Cyclic activation = pulsed ON during cyclic sense.
9. ON in Fail-Safe mode; if standby mode is entered with active Fail-safe mode the output remains ON in standby mode.

Figure 23. Main operating modes


### 4.6 Configurable window watchdog

During normal operation, the watchdog monitors the micro controller within a programmable trigger cycle.

After power-on or standby mode, the watchdog is started with a timeout (Long Open Window $\mathrm{t}_{\mathrm{LW}}$ ). The timeout allows the micro controller to run its own setup and then to start the window watchdog by setting TRIG (CR1,ConfigReg) $=1$

Subsequently, the micro controller has to serve the watchdog by alternating the watchdog trigger bit TRIG (CR1,Config Reg) within the safe trigger area $\mathrm{T}_{\text {Swx }}$.
The trigger time is configurable by SPI. A correct watchdog trigger signal will immediately start the next cycle. After 8 watchdog failures in sequence, the V1 regulator is switched off for $t_{V 10 F F}$. After 7 additional watchdog failures the V 1 regulator is turned off permanently and the device goes into Forced Vbat_standby mode. The status bit FORCED_SLEEP_WD (SR 1) is set. A wake-up is possible by any activated wake-up source.

After wake-up from Forced Vbat_standby mode and the watchdog trigger still fails, the device enters Forced Vbat_standby mode again after one Long Open Window.

This actually produces an additional watchdog failure but the watchdog fail counter will remain at maximum value of 15 failures.

This sequence is repeated until a valid watchdog trigger event is performed by writing TRIG $=1$.

In case of a Watchdog failure, the power outputs and V 2 are switched off and the status bit WDFAIL (SR 1) is set to 1 . A reset pulse is generated at NReset output and the device enters Fail-safe mode. Control registers are set to their Fail Safe values and the Fail-safe low-side switches are turned on. Please refer to chapter Section 4.7: Fail-safe mode for more details.

The following diagrams illustrate the Watchdog behavior of the devices. The diagrams are split into 3 parts. First diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Figure 26: Watchdog in Flash mode shows the transition in and out of Flash modes. Figure 24, Figure 25 and Figure 26 can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and Flash mode.

Figure 24. Watchdog in normal operating mode (no errors)


Figure 25. Watchdog with error conditions


Figure 26. Watchdog in Flash mode


Note: $\quad$ Whenever the device is operated without servicing the mandatory watchdog trigger events, a sequence of 15 consecutive reset events is performed and the device enters the Forced_Vbat_Stby mode with bit FORCED_SLEEP_WD in SR1 set.
If the device is woken up after such a forced VBAT_Standby condition and the watchdog is still not serviced, the device, after one long open watchdog window will re-enter the same Forced_Vbat_Stby mode until the next wake up event. In this case, an additional watchdog failure is generated, but the fail counter is not cleared, keeping the maximum number of 15 failures. This sequence is repeated until a valid watchdog trigger event is performed by writing $T R I G=1$.

### 4.6.1 Change watchdog timing

The watchdog trigger time is configured by setting WD_TIME_x (CR 2). Writing to these bits is possible only using the first SPI command after setting WD_CONFIG_EN = 1 (Config Reg). The WD_CONFIG_EN bit is reset to 0 automatically with the next SPI command.

### 4.7 Fail-safe mode

### 4.7.1 Temporary failures

The devices enter Fail-safe mode in case of:

- Watchdog failure
- V1 turn on failure
$-\quad \mathrm{V} 1$ short $\left(\mathrm{V} 1<\mathrm{V} 1_{\text {fail }}\right.$ for $\left.\mathrm{t}>\mathrm{t}_{\mathrm{V} \text { 1short }}\right)$
- $\quad \mathrm{V}$ 1 failure ( $\mathrm{V} 1<\mathrm{V}_{\mathrm{R} \text { xfalling }}$ for $\mathrm{t}>\mathrm{t}_{\mathrm{V} 1 \mathrm{FS}}$ )
- Thermal Shutdown TSD2

The Fail Safe functionality is also available in V1_Standby mode. During V1_Standby mode the Fail Safe mode is entered in the following cases:

- $\quad \mathrm{V} 1$ failure ( $\mathrm{V} 1<\mathrm{V}_{\mathrm{R} \text { xfalling }}$ for $\mathrm{t}>\mathrm{t}_{\mathrm{V} 1 \mathrm{FS}}$ )
- Watchdog failure (if watchdog still running due to $I_{\mathrm{V} 1}>I_{\mathrm{cmp}}$ fal $)$
- Thermal Shutdown TSD2

In Fail Safe mode the devices return to a fail safe state. The Fail Safe condition is indicated to the system in the Global Status Byte. The conditions during Fail Safe mode are:

- All outputs beside LS1_FSO and LS2_FSO are turned off
- All Control Registers are set to fail safe default values except:
- SWEN (CR1<bit 7>): selective Wake-up enable
- Partial Networking Configuration: CR23-CR29
- Write operations to Control Registers are blocked until the Fail Safe condition is cleared. The following bits are not WRITE protected:
- TRIG (CR1<bit 0>, Config Register <bit 0>): watchdog trigger bit
- V2_x (CR1<bit 4:5>): Voltage Regulator V2 control
- CAN_GO_TRX_RDY (CR1<bit 8>): activation of CAN transceiver
- CR2 (bit <8:23>): Timer1 and Timer2 settings
- OUT_HS_x (CR5 <bit 0:3>): OUT_HS configuration
- OUT15_x (CR6<bit 0:3>): OUT15 configuration
- PWMx_freq_y (CR12): PWM frequency configuration
- PWMx_DC_y (CR13 - CR17): PWM duty cycle configuration
- LIN and HS CAN transmitter and SPI remain on (transmitters are deactivated in case of thermal shutdown TSD1 (TSD1 cluster 5 or 6 in cluster mode)
- Corresponding Failure Bits in Status Registers are set
- FS Bit (Global Status Byte) is set
- LS1_FSO and LS2_FSO will be turned on
- Charge pump is switched off

If the Fail Safe mode was entered it keeps active until the Fail safe condition is removed and the Fail Safe was read by SPI. Depending on the root cause of the Fail Safe operation, the actions to exit Fail safe mode are as shown in the following table.

Table 64. Temporary failures description

| Failure source | Failure condition | Diagnosis | Exit from Fail-safe mode |
| :---: | :---: | :---: | :---: |
| Microcontroller (oscillator) | Watchdog early write failure or expired window | FS (Global Status Byte) $=1$; <br> WDFAIL (SR 1) =1; <br> WDFAIL_CNT_x (SR 1) = n+1 | TRIG (CR 1) = 1 during long open window Read\&Clear SR1 |
| V1 | Short at turn-on | FS (Global Status Byte) $=1$; FORCED_SLEEP_TSD2/V1SC (SR 1) =1 | Wake-up; Read\&Clear SR1 |
|  | Undervoltage | $\begin{aligned} & \text { FS (Global Status Byte })=1 ; \text { V1UV } \\ & (\text { SR } 1)=1 ; \text { V1fail }(\text { SR } 2)=1(1) \end{aligned}$ | $\mathrm{V} 1>\mathrm{V}_{\text {RTrising }}$; Read\&Clear SR1 |
| Temperature | $\mathrm{T}_{\mathrm{j}}>\mathrm{T}_{\text {SD2 }}$ | $\begin{aligned} & \text { FS (Global Status Byte) = 1; TW } \\ & \text { (SR 2) = 1; } \\ & \text { TSD1 (SR 1) =1; } \\ & \text { TSD2 (SR 1) =1 } \end{aligned}$ | $\begin{array}{\|l} \mathrm{T}_{\mathrm{j}}<\mathrm{T}_{\mathrm{SD} 2} ; \\ \text { Read\&Clear SR1 } \end{array}$ |

1. If $\mathrm{V} 1<\mathrm{V} 1_{\text {fail }}$ (for $\mathrm{t}>\mathrm{t}_{\mathrm{V} 1 \text { fail }}$ ). The Fail-safe Bit is located in the Global Status Register.

### 4.7.2 Non-recoverable failures - forced Vbat_standby mode

If the Fail-safe condition persists and all attempts to return to normal system operation fail, the devices enter the Forced Vbat_standby mode in order to prevent damage to the system. The Forced Vbat_standby mode can be terminated by any wake-up source. The root cause of the Forced Vbat_standby mode is indicated in the SPI Status Registers. In forced Vbatstby mode and with Fail Safe conditions still present at wake-up, the Fails safe low side outputs LSx_FSO are switched OFF for 25us after the wake up event.

In Forced Vbat_standby mode, all Control Registers are set to power-on default values except:

- SWEN (CR1<bit 7>)
- All bits from CR23 to CR29
- CP_DITH_DIS (Config. Reg <bit 5>)

The Forced Vbat_standby mode is entered in case of:

- Multiple watchdog failures: FORCED_SLEEP_WD (SR 1) = 1 (15 x watchdog failure)
- Multiple thermal shutdown 2: FORCED_SLEEP_TSD2/V1SC (SR 1) = 1 (7 x TSD2)
- $\quad \mathrm{V} 1$ short at turn-on $\left(\mathrm{V} 1<\mathrm{V} 1_{\text {fail }}\right.$ for $\left.\mathrm{t}>\mathrm{t}_{\mathrm{V} 1 \text { short }}\right)$ : FORCED_SLEEP_TSD2/V1SC (SR 1) = 1

Table 65. Non-recoverable failure

| Failure source | Failure condition | Diagnosis | Exit from Fail-safe mode |
| :---: | :---: | :---: | :---: |
| Microcontroller (Oscillator) | 15 consecutive Watchdog Failures | FS (Global Status Byte) $=1$; WDFAIL (SR 1) $=1 ;$ FORCED_SLEEP_WD (SR 1) $=1$ | Wake-up; <br> TRIG (CR 1) = 1 during long open window; Read\&Clear SR1 |
| V1 | Short at turn-on | $\begin{aligned} & \text { FS (Global Status Byte) = 1; } \\ & \text { FORCED_SLEEP_TSD2/V1SC }(\text { SR } 1)=1 \end{aligned}$ | Wake-up; Read\&Clear SR1 |
| Temperature | 7 times TSD2 | FS (Global Status Byte) $=1$; TW $(S R 2)=1$; TSD1 (SR 1) = 1; TSD2 (SR 1) = 1; FORCED_SLEEP_TSD2/V1SC (SR 1 ) $=1$ | Wake-up; <br> Read\&Clear SR1 |

### 4.8 Reset output (NReset)

Figure 27. NReset pin


If V 1 is turned on and the voltage exceeds the V 1 reset threshold, the reset output NReset is pulled up to V 1 by an internal pull-up resistor after a reset delay time ( $\mathrm{t}_{\mathrm{V} 1 \mathrm{R}}$ ). This is necessary for a defined start of the micro controller when the application is switched on. Since the NReset output is realized as an open drain output it is also possible to connect an external NReset open drain NReset source to the output. As soon as the NReset is released by the devices the watchdog starts with a long open window.

A reset pulse is generated in case of:

- $\quad \mathrm{V} 1$ drops below $\mathrm{V}_{\text {RTxfalling }}$ (configurable by SPI ) for $t>t_{\mathrm{UV} 1}$
- Watchdog failure
- Turn-on of the V1 regulator ( $\mathrm{V}_{\text {SREG }}$ Power-on or wake-up from Vbat_standby mode)


### 4.9 LIN Bus Interface

Figure 28. RxDL pin


### 4.9.1 Features

- LIN 2.2a compliant (SAEJ2602 compatible) transceiver
- LIN Cell has been designed according to "Hardware requirements for transceivers (version 1.3)"
- Bitrate up to 20 kbit/s
- Dedicated LIN Flash mode with bitrate up to 100 kbit/s
- GND disconnection fail safe at module level
- Off mode: does not disturb network
- GND shift operation at system level
- Micro controller Interface with CMOS-compatible I/O pins
- Internal pull-up resistor
- Receive-only mode
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Wake-up behaviour according to LIN2.2a and Hardware Requirements for LIN, CAN and Flexray Interfaces (version 1.3)

At $V_{\text {SREG }}>V_{\text {POR }}$ (i.e. $V_{\text {SREG }}$ power-on reset threshold), the LIN transceiver is enabled. The LIN transmitter is disabled in case of the following errors:

- Dominant TxDL time out
- LIN permanent recessive
- Thermal shutdown 1
- $\mathrm{V}_{\text {SREG }}$ overvoltage/ undervoltage

The LIN receiver is not disabled in case of any failure condition.
The default bitrate of the transceiver allows communication up to $20 \mathrm{kbit} / \mathrm{s}$. To enable fast flashing via the LIN bus, the transceiver can be operated in high speed mode by setting bit LIN_HS_EN (Config Reg) = 1. This feature is enabled automatically in LIN Flash mode.

### 4.9.2 Error handling

The devices LIN transceiver provides the following 3 error handling features.

## Dominant TxDL time out

If $T X D$ _L is in dominant state (low) for $t>t_{\text {dom(TXDL) }}$ the transmitter will be disabled, the status bit LIN_TXD_DOM (SR 2) will be set.

The transmitter remains disabled until the status bit is cleared.
The TxD dominant timeout detection can be disabled via SPI (LIN_TXD_TOUT_EN = 0).

## Permanent recessive

If TXD_L changes to dominant (low) state but RXD_L signal does not follow within $\mathrm{t}<\mathrm{t}_{\text {LIN }}$ the transmitter will be disabled, the status bit LIN_PERM_REC (SR 2) will be set.

The transmitter remains disabled until the status bit is cleared.

## Permanent dominant

If the bus state is dominant (low) for $t>$ tdom(bus) a bus permanent dominant failure will be detected. The status bit LIN_PERM_DOM (SR 2) will be set.
The transmitter will not be disabled.

### 4.9.3 Wake up from Standby modes

In low power modes (V1_standby mode and Vbat_standby mode) the devices can receive two types of wake up signals from the LIN bus (configurable by SPI bit LIN_WU_CONFIG (Config Reg)):

- Recessive-Dominant-recessive pattern with $t>t_{\text {dom_LIN }}$ (default, according LIN 2.2a)
- State Change recessive-to-dominant or dominant-to-recessive (according LIN 2.1)


## Pattern Wake-up (default)

Figure 29. Wake-up behavior according to LIN 2.2a


## Status change wake-up - Recessive-to-dominant

Normal wake-up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for $t>t_{\text {LINBUS }}$, will switch the devices to Active mode.

## Status change wake-up - Dominant-to-recessive

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for $\mathrm{t}>\mathrm{t}_{\text {LINBUS }}$, will switch the devices to Active mode.

### 4.9.4 Receive-only mode

The LIN transmitter can be disabled in Active mode by setting the bit LIN_REC_ONLY (CR2). In this mode it is possible to listen to the bus but not sending to it.

### 4.10 High-speed CAN bus transceiver

Figure 30. RxDC pin


### 4.10.1 Features:

- ISO 11898-2:2003 and ISO 11898-5:2007 compliant
- ISO 11898-6: 2013 compliant (Selective wake-up functionality up to 500kbps); only L99DZ100GP
- HS-CAN cell has been designed according to "Requirements for partial networking (version 2.2)" and "Hardware requirements for transceivers (version 1.3)"
- Supports pretended networking
- Listen mode (transmitter disabled)
- Enhanced Voltage Biasing according to ISO 11898-6:2013
- SAE J2284 compliant
- Bitrate up to $1 \mathrm{Mbit} / \mathrm{s}$.
- Function range from -27 V to +40 V DC at CAN pins.
- GND disconnection fail safe at module level.
- GND shift operation at system level.
- Micro controller Interface with CMOS compatible I/O pins.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay


### 4.10.2 CAN transceiver operating modes

Figure 31. CAN transceiver state diagram


## TRX Ready State

In this state the bus-biasing is on. The Frame Decoder is enabled, if selective wake-up is activated (SWEN=1).

The transmitter and receiver can be configured by SPI (RXEN, TXEN) as follows:

- TRX Standby (default): transmitter and receiver disabled
- TRX Listen: transmitter disabled, receiver enabled
- TRX Normal: transmitter enabled, receiver enabled


## TRX BIAS State

In this transceiver state the bus biasing is on and the Automatic Voltage Biasing is active (i.e. transceiver enters TRX_Sleep at $\mathrm{t}>\mathrm{t}_{\text {Silence }}$ and turns off the biasing). The Frame Decoder is enabled if selective wake-up is configured (SWEN $=1$ ).

The CAN transmitter is disabled. The receiver can be configured by SPI (RXEN) as follows:

- TRX Standby(default): receiver disabled
- TRX Listen: receiver enabled

The CAN receiver is capable to detect a wake-up pattern (WUP) or a wake-up frame (WUF; if selective wake-up is enabled by SWEN = 1). In V1_standby mode and Active mode, a wake-up is indicated to the micro-controller by an interrupt signal and the transceiver enters TRX_Ready State (receiver and transmitter according to setting of TXEN and RXEN). After serving the interrupt, the micro controller can enable the receiver and transmitter by setting TXEN $=1$ and RXEN = 1 .

In case of a Frame-Detect-Error (FDERR = 1), an automatic wake up is performed and the selective wakeup feature is disabled (SWEN = 0).

## TRX SLEEP State

After Power-on the CAN transceiver enters TRX_Sleep state. In this state, the CAN transceiver is disabled and the biasing is turned off. Transmitter and receiver are disabled (TRX_Standby state). The CAN selective wakeup reference oscillator and the Frame Decoder are off. After the detection of CAN communication (WUP), an interrupt signal is generated and the transceiver enters TRX_Ready state (if SWEN = 0) or TRX_BIAS state (if SWEN = 1). Receiver and transmitter are configured according to setting of TXEN and RXEN.

TRX_Sleep state is entered automatically after a CAN communication timeout (see Section 4.10.3: Automatic voltage biasing)

### 4.10.3 Automatic voltage biasing

The Automatic Voltage Biasing is described in ISO 11898-6:2013. This feature is active in all transceiver low-power modes independent of the SBC operating modes and independent if selective wake-up is enabled or not (SWEN (CR 1) = 0 or SWEN = 1 ).
If there has been no activity on the bus for longer than $t_{\text {Silence }}$, the bus lines are biased towards 0 V via the receiver input resistors $\mathrm{R}_{\text {in }}$. If wake-up activity on the bus lines is detected (Wake-up pattern, WUP), the bus lines are biased to $\mathrm{V}_{\text {CANHrec }}$ respectively $\mathrm{V}_{\text {CANLrec }}$ via the internal receiver input resistors $\mathrm{R}_{\text {in }}$. The biasing is activated not later than $t_{\text {Bias }}$.

### 4.10.4 Wake-up by CAN

The devices support 2 wake-up modes. The selective wake-up according to ISO 118986:2013 or the wake-up by any bus activity according to ISO 11898-2:2003/-5:2007 (default configuration). The wake-up behavior can be configured by SPI.

## Wake-up by CAN pattern (WUP)

The default setting for the wake up behavior after Power-on reset is the wake-up by regular communication on the CAN bus according to ISO 11898-5:2007 (SWEN=0). When the CAN
transceiver is in a low power mode (TRX_BIAS or TRX_Sleep) the device can be woken up by sending 2 consecutive dominant bits separated by a recessive bit.
A wake-up can be detected if the CAN transceiver was set in standby mode while the CAN bus was in recessive (high) state or dominant (low) state (see Figure 32: CAN wake up capabilities).

Figure 32. CAN wake up capabilities


For details, see Figure 31: CAN transceiver state diagram

## Wakeup by Wake-up Frame (WUF)

In this configuration, the wake-up behavior is according to ISO 11898-6:2013. This option is activated by setting SWEN $=1$. Upon reception of a valid wake up frame, an interrupt will be generated, the WUF flag will be set and the device enters Active mode.

The included frame-error-counter according ISO 11898-6:2013 is reset whenever selective wake-up is set to enable and whenever $t_{\text {silence }}$ has expired in TRX BIAS state (i.e. either on a transition SWEN = $0->1$ or on a transition TRX BIAS -> TRX Sleep).

To detect a failure of the internal 32 MHz oscillator, the following mechanism is implemented. While selective wake-up is enabled a timer is started with each recessive to dominant edge. After $64 \mu \mathrm{~s}$ and with periodic $64 \mu \mathrm{~s}$ timer, a check is performed on CAN PN oscillator activity, and if an oscillator fail is detected, the osc_mon bit is set to ' 1 '. Subsequently the device enters wake-up mode according to ISO11898-5 (wake-up pattern wake-up).

For details, see Figure 31: CAN transceiver state diagram.

## Sequence for enabling selective wakeup

After Power-On-Reset, the selective wakeup feature is disabled. The PN Configuration Registers have to be read and verified by the microcontroller in order to ensure a valid configuration. A read operation to Registers CR23 to CR29 is required to allow enabling the selective wake-up feature (set SWEN=1). SWRD_CRxx (SR 12) bits will indicate a valid read operation. The SWRD_CRxx bits are reset to 0 with every WRITE operation.

When all SWRD_CRxx bits are set, SWEN can be set to enable the Selective Wakeup function. In case SYSERR (SR 12) is set while Selective Wakeup is enabled, the Selective Wakeup will be disabled automatically. In case SYSERR is set, enabling the Selective Wakeup function is blocked. While selective wake-up is enabled (SWEN = 1), writing to CR23 - CR29 is blocked but SWEN is reset to ' 0 '. To re-configure the selective wakeup feature, it is recommended to set SWEN = 0 before writing to CR23-CR29.

## Wake up from TRX SLEEP

If the CAN Transceiver is in TRX_Sleep state the CAN frame detection logic is disabled. The wake up can be done in two steps. To enable the CAN frame detection logic a wake up pattern must be sent on the bus. With the detection of the wake up pattern an automatic state transition to TRX_BIAS State is done. WUP flag is set. In TRX_BIAS State the CAN frame detection logic is enabled. If there is no bus communication for longer than $t_{\text {silence }}$ an automatic state transition to TRX_Sleep state will be done and the CAN frame detection logic will be disabled. At frame error counter (FECNT_x) overflow, a wake up will be performed and the selective wakeup feature will be disabled. For details, see Figure 31: CAN transceiver state diagram.

### 4.10.5 CAN looping

If CAN_LOOP_EN (CR 2) is set the TxD_C input is mapped directly to the RxD_C pin. This mode can be used in combination with the CAN Receive-only mode, to run diagnosis for the CAN protocol handler of the micro controller.

### 4.10.6 Pretended networking

To support pretended networking concepts, the devices can be configured as follows:

- V1_standby mode or Active mode (if watchdog is required)
- $\quad$ Pretended Networking enabled (PNW_EN (CR 2$)=1$ )

In this configuration, the microcontroller is supplied by V1 in low current mode. The CAN Automatic Voltage Biasing is active. Upon incoming CAN messages, the biasing is turned on (TRX_BIAS State) and an interrupt is generated. If the device is in V1_standby mode it remains in this mode.

The incoming CAN frames are passed to the microcontroller via the RxD_C signal line for decoding.

### 4.10.7 CAN error handling

The devices provide the following four error handling features. After Power-on Reset ( $\mathrm{V}_{\mathrm{S}}>$ $V_{\text {POR }}$ ) the CAN transceiver is disabled. The transceiver is enabled by setting CAN_GO_TRX_RDY(CR 1) $=1$. The CAN transmitter will be disabled automatically in case of the following errors:

- Dominant TxD_C time out
- CAN permanent recessive
- RxD_C permanent recessive
- Thermal Shutdown 1

The CAN receiver is not disabled in case of any failure condition.

## Dominant TxDC time out

If $T X D \_C$ is in dominant state (low) for $t>t_{d o m(T x D C)}$ the transmitter will be disabled, CAN_TXD_DOM (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

## CAN Permanent Recessive

If TXD_C changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter will be disabled, CAN_PERM_REC (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

## CAN Permanent Dominant

If the bus state is dominant (low) for $t>t_{\text {CAN }}$ a permanent dominant status will be detected. CAN_PERM_DOM (SR 2 ) will be latched and can be read and optionally cleared by SPI. The transmitter will not be disabled.

## RXDC Permanent Recessive

If RXD_C pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXD_C does not follow TXD_C for 4 times the transmitter will be disabled. CAN_RXD_REC (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

### 4.11 Serial Peripheral Interface (ST SPI Standard)

A 32-bit SPI is used for bi-directional communication with the microcontroller.
The SPI is driven by a microcontroller with its SPI peripheral running in following mode: $\mathrm{CPOL}=0$ and CPHA $=0$. For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS-compatible output pins and one input pin is needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN $=0$, the DO-Pin reflects the global error flag (fault condition) of the device.

- Chip Select Not (CSN)

The input Pin is used to select the serial interface of this device. When CSN is high, the output Pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started.

The state during CSN = 0 is called a communication frame.
If CSN $=$ low for $t>t_{\text {CSNfail }}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

- $\quad$ Serial Data In (DI)

The input Pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 32-bit are transmitted within one communication frame (i.e. CSN
low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

- $\quad$ Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN Pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

- $\quad$ Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 4 MHz .

### 4.12 Power supply failure

### 4.12.1 $\quad V_{S}$ supply failure

## $\mathbf{V}_{\mathrm{S}}$ overvoltage

If the supply voltages $\mathrm{V}_{\mathrm{S}}$ reaches the overvoltage threshold $\mathrm{V}_{\mathrm{SO}}$ :

- LIN remains enabled
- CAN remains enabled
- OUT1 to OUT_14 are turned off (default).

The shutdown of outputs may be disabled by SPI (VS_OV_SD_EN (CR 3) = 0)

- Charge pump is disabled (and is switched on automatically in case the supply voltage recovers to normal operating voltage)
- H-bridge gate driver and heater MOSFET gate driver are switched into sink condition
- ECV is switched in high impedance state and ECDR is discharged by $\mathrm{R}_{\text {ECDRDIS }}$ (to ensure the gate of the external MOSFET is discharged => EC mode considered as off)
- Recovery of outputs after overvoltage condition is configurable by SPI:
- VS_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VS_OV (SR 2).
- VS_LOCK_EN (CR 3) = 0: outputs turned on automatically after $\mathrm{V}_{\mathrm{S}}$ overvoltage condition has recovered.
- The overvoltage bit VS_OV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The overvoltage bit is reset automatically if VS_LOCK_EN (CR 3) = 0 and the overvoltage condition has recovered.


## $\mathbf{V}_{\mathbf{S}}$ undervoltage

If the supply voltage $\mathrm{V}_{\mathrm{S}}$ drops below the under voltage threshold voltage $\left(\mathrm{V}_{\mathrm{SUV}}\right)$ :

- LIN remains enabled
- CAN remains enabled
- OUT1 to OUT14 are turned off (default).
- The shutdown of outputs may be disabled by SPI (VS_UV_SD_EN (CR 3) = 0)
- Heater MOSFET gate driver switched into sink condition
- ECV is switched in high impedance state and ECDR is discharged by $\mathrm{R}_{\text {ECDRDIS }}$ (to ensure the gate of the external MOSFET is discharged => EC mode considered as off)
- Recovery of outputs after undervoltage condition is configurable by SPI:
- VS_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VS_UV (SR 2).
- VS_LOCK_EN (CR 3) = 0: outputs turned on automatically after $\mathrm{V}_{\mathrm{S}}$ undervoltage condition has recovered.
- The undervoltage bit VS_UV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The undervoltage bit is removed automatically if VS_LOCK_EN (CR 3) $=0$ and the undervoltage condition has recovered.


### 4.12.2 $\quad V_{\text {SREG }}$ supply failure

## $\mathbf{V}_{\text {SREG }}$ overvoltage

If the supply voltages $\mathrm{V}_{\text {SREG }}$ reaches the overvoltage threshold $\mathrm{V}_{\text {SREG_OV }}$ :

- LIN is switched to high impedance
- CAN remains enabled
- OUT15 and OUT_HS are turned off (default).

The shutdown of outputs may be disabled by SPI ( $\left.\mathrm{V}_{\text {SREG_OV_SD_EN }}(\mathrm{CR} 3)=0\right)$

- Recovery of outputs after overvoltage condition is configurable by SPI:
- VSREG_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VSREG_OV (SR 2).
- VSREG_LOCK_EN (CR 3) $=0$ : outputs turned on automatically after $\mathrm{V}_{\text {SREG }}$ overvoltage condition has recovered.
- The overvoltage bit VSREG_OV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The overvoltage bit is reset automatically if VSREG_LOCK_EN (CR 3) $=0$ and the overvoltage condition has recovered.


## $\mathbf{V}_{\text {SREG }}$ undervoltage

If the supply voltage $\mathrm{V}_{\text {SREG }}$ drops below the under voltage threshold voltage ( $\mathrm{V}_{\text {SREG_UV }}$ ):

- LIN is switched to high impedance
- CAN remains enabled
- OUT15 and OUT_HS are turned off (default).
- The shutdown of outputs may be disabled by SPI (VSREG_UV_SD_EN (CR 3) = 0)
- Recovery of outputs after undervoltage condition is configurable by SPI:
- VSREG_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VSREG_UV (SR 2).
- VSREG_LOCK_EN (CR 3) $=0$ : Outputs turned on automatically after V ${ }_{\text {SREG }}$ undervoltage condition has recovered.
- The undervoltage bit VSREG_UV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The undervoltage bit is removed automatically if VSREG_LOCK_EN (CR 3) = 0 and the undervoltage condition has recovered.


### 4.13 Temperature warning and thermal shutdown

Figure 33. Thermal shutdown protection and diagnosis


Note: $\quad$ The Thermal State machine will recover the same state were it was before entering Standby mode. In case of a TSD2 it will enter TSD1 state.

### 4.14 Power outputs OUT1..15 and OUT_HS

The component provides a total of 6 half bridges outputs OUT1.. 6 to drive motors and 10 stand alone high-side outputs OUT7.. 15 and OUT_HS to drive e.g. LED's, bulbs or to supply contacts. All high-side outputs beside OUT_HS and OUT15 are supplied by the pin VS and OUT_HS and OUT15 are supplied by the buffered supply $V_{\text {SREG }}$. OUT_HS is intended to be used as contact supply. Beside OUT15 and OUT_HS the high-side switches can be activated only in case of running charge pump. OUT15 and OUT_HS can be activated also in standby modes

All high-side and low-side outputs switch off in case of:

- $\quad \mathrm{V}_{\mathrm{S}}\left(\mathrm{V}_{\text {SREG }}\right)$ overvoltage and undervoltage (depending on configuration, see Section 4.12.2: VSREG supply failure)
- Overcurrent (depending on configuration, auto recovery mode (see below)
- Overtemperature (TSD1x/ cluster or single mode)
- Fail safe event
- Loss of GND at SGND pin

In case of overcurrent or overtemperature (TSD1_CLx (SR 6)) condition, the drivers will switch off. The according status bit will be latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared. In case overvoltage/ undervoltage condition, the drivers will be switched off. The according status bit will be latched and can be read and optionally cleared by SPI. If VSREG_LOCK_EN (CR 3) respectively VS_LOCK_EN (CR 3) are set, the drivers remain off until the status is cleared. If the VS_LOCK_EN or VSREG_LOCK_EN) bit is set to 0, the drivers will switch on automatically if the error condition disappears. Undervoltage and overvoltage shutdown can be disabled by SPI. In case of open-load condition, the according status register will be latched. The status can be read and optionally cleared by SPI. The high and low-side outputs are not switched off in case of open-load condition.

For OUT1..OUT8 and OUT_HS the auto recovery feature (OUTx_OCR (CR 7)) can be enabled. If these bits are set to 1 the driver will automatically restart from an overload condition. This overload recovery feature is intended for loads which have an initial current higher than the overcurrent limit of the output (e.g. Inrush current of cold light bulbs). The SPI bits OUTx_OCR_ALERT (SR4) indicate that the output reached auto-recovery condition.

Note: $\quad$ The maximum voltage and current applied to the High-side Outputs is specified in the 'Absolute Maximum Ratings'. Appropriate external protection may be required in order to respect these limits under application conditions. In case of outputs switch off due to loss of ground at SGND pin, the device has to be re-started through a power off on both $V_{S}$ and $V_{\text {SREG }}$

Each of the stand alone high-side driver outputs OUT7 ... OUT15 and OUT_HS can be driven with an internally generated PWM signal, an internal Timer or with DIR1 respectively DIR2. See table below.

Table 66. Power output settings

| OUTx_3 | OUTx_2 | OUTx_1 | OUTx_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | OFF |
| 0 | 0 | 0 | 1 | ON |
| 0 | 0 | 1 | 0 | Timer1 output is controlled by timer1; starting with ON <br> phase after timer restart |
| 0 | 0 | 1 | 1 | Timer2 output is controlled by timer2; starting with ON <br> phase after timer restart |
| 0 | 1 | 0 | 0 | PWM1 |
| 0 | 1 | 0 | 1 | PWM2 |
| 0 | 1 | 1 | 0 | PWM3 |
| 0 | 1 | 1 | 1 | PWM4 |
| 1 | 0 | 0 | 0 | PWM5 |
| 1 | 0 | 0 | 1 | PWM6 |
| 1 | 0 | 1 | 0 | PWM7 |
| 1 | 0 | 1 | 1 | PWM8 |
| 1 | 1 | 0 | 0 | PWM9 |
| 1 | 1 | 0 | 1 | PWM10 |
| 1 | 1 | 1 | 0 | DIR1 |
| 1 | 1 | 1 | 1 | DIR2 |
|  |  |  |  |  |

### 4.15 Auto-recovery alert and thermal expiration

The thermal expiration feature provides a robust protection against possible microcontroller malfunction, switching off a given channel if continuously driven in auto-recovery. If the temperature of the related cluster increases by more than $30^{\circ} \mathrm{C}$ after reaching the autorecovery time $t_{A R}$, the channel is switched off. The thermal expiration status bit OUTx_TH_EX (SR 3 ) is set.

During auto-recovery condition, OUTx_OCR_ALERT (SR 4) is set. The Alert bit indicates that an overload condition (load in-rush, short-circuit, etc) is present.
The thermal expiration feature is controlled by SPI (OUTx_OCR_THX_EN (CR 8).

Figure 34. Example of long auto-recovery on OUT7. Temperature acquisition starts after $\mathrm{t}_{\mathrm{AR}}$, thermal expiration occurs after a $\Delta \mathrm{T}=30^{\circ}$


Figure 35. Block diagram of physical realization of AR alert and thermal expiration


### 4.16 Charge pump

The charge pump uses two external capacitors, which are switched with $\mathrm{f}_{\mathrm{CP}}$. The output of the charge pump has a current limitation. In standby mode and after a thermal shutdown has been triggered the charge pump is disabled. If the charge pump output voltage remains too low for longer than $T_{C P}$, the power-MOS outputs and the EC-control are switched off. The H-bridge MOSFET gate drivers and the Heater MOSFET gate driver are switched to resistive low and CP_LOW (SR 2) is set. This bit has to be cleared to reactivate the drivers. If the bit CP_LOW_CONFIG (Configuration Register 0x3F) is set to ' 1 ', CP_LOW (SR2) behaves as a 'live' bit and the outputs are re-activated automatically upon recovery of the charge pump output voltage.
In case of reaching the overvoltage shutdown threshold $\mathrm{V}_{\text {SOV }}$ the charge pump is disabled and automatically restarted after $\mathrm{V}_{\mathrm{S}}$ recovered to normal operating voltage.

Figure 36. Charge pump low filtering and start up implementation


### 4.17 Inductive loads

Each of the half bridges is built by internally connected high-side and low-side power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1 to OUT6 without external freewheeling diodes. The high-side drivers OUT7 to OUT15 and OUT_HS are intended to drive resistive loads only. Therefore only a limited energy ( $\mathrm{E}<1 \mathrm{~mJ}$ ) can be dissipated by the internal ESD-diodes in freewheeling condition. For inductive loads $(L>100 \mu H)$ an external freewheeling diode connected between GND and the corresponding output is required. The low-side driver at ECV does not have a freewheel diode built into the device.

### 4.18 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for $\mathrm{t}>\mathrm{t}_{\mathrm{OL}}$ out the corresponding openload bit OUTx_OL (SR 5) is set in the status register.

### 4.19 Overcurrent detection

An overcurrent condition is detected after a filter time of $t_{\text {FOC }}$ and is indicated by the status bit OUTx_OC (SR 3). In case of overcurrent, the corresponding driver switches off to reduce the power dissipation and to protect the integrated circuit. If the outputs are not configured in recovery mode, the microcontroller has to clear the according status bits to reactivate the corresponding drivers.

### 4.20 Current monitor

The current monitor sources a current image of the power stage output current at the current monitor pin CM, which has a fixed ratio ( $\mathrm{I}_{\mathrm{CMr}}$ ) of the instantaneous current of the selected high-side driver. The signal at output CM is blanked for $t_{c m b}$ after switching on the driver until correct settlement of the circuitry. The bits CM_SELx (CR 7) define which of the outputs is multiplexed to the current monitor output CM. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an openload or overload condition. For example, it can be used to detect the motor state (starting, free running, stalled). The current monitor output is enabled after the current-monitor blanking time, when the selected output is switched on. If this output is off, the current monitor output is in high impedance mode. The current monitor can be deactivated by CM_EN (CR 7).

### 4.21 PWM mode of the power outputs

Description see Section 7.3: Status register overview.

### 4.22 Cross-current protection

The six half-brides of the device are cross-current protected by an internal delay time. If one driver (LS or HS) is turned off, the activation of the other driver of the same half bridge will be automatically delayed by the crosscurrent protection time. After the crosscurrent
protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior, it is always guaranteed that the previously activated driver is completely turned off before the opposite driver starts to conduct.

### 4.23 Programmable soft-start function to drive loads with higher inrush current

Loads with start-up currents higher than the overcurrent limits (e.g. inrush current of lamps, start current of motors) can be driven by using the programmable soft-start function (i.e. overcurrent recovery mode). Each driver has a corresponding overcurrent recovery bit OUTx_OCR (CR 7). If this bit is set, the device automatically switches the outputs on again after a programmable recovery time. The PWM modulated current will provide sufficient average current to power up the load (e.g. heat up the bulb) until the load reaches operating condition. The PWM frequency is defined by CR7<8:12> setting.

The device itself cannot distinguish between a real overload (e.g. short-circuit condition) and a load characterized by operation currents exceeding the short-circuit threshold.

Examples are non-linear loads like a light bulb used on the HS outputs or a motor used on the half bridge output with inrush and stall currents that shall be limited by the auto recovery feature.

For the bulb, a real overload condition can only be qualified by time. For overload detection the microcontroller can switch on the light bulbs by setting the overcurrent recovery bit for the first e.g. 50 ms . After clearing the recovery bit, the output will be switched off automatically if the overload condition remains.

For the half bridges the high current can be present during all motor activation and another SW strategy must be applied to identify a SC to GND or Supply. Before running the motor e.g. with a first SPI command all bridge LS are switched on (without auto recovery functionality / cleared overcurrent recovery bit), all HS are switched off and a SC to Battery can be diagnosed. With a next SPI command, all HS are switched on (without auto recovery functionality/ cleared overcurrent recovery bit) and all LS are switched off. In this sequence, a short to GND can be diagnosed. If in both sequences no overload condition is identified, the motor can be run by switching on the according HS and LS each configured in auto recovery mode (see Figure 37: Software strategy for half bridges before applying autorecovery mode). Such sequence can be applied before any motor activation to identify SC just before operating the motor (in case the delay due to the 2 additional SPI commands is not limiting the application) or in case of power up of the system resp. applied on a certain time base.

Figure 37. Software strategy for half bridges before applying auto-recovery mode


As soon as an output reaches auto-recovery condition, OUTx_OCR_ALERT (SR 4)) is set. The Alert bit indicates that an overload condition (load in-rush, short-circuit, etc) is present.

Figure 38. Overcurrent recovery mode


### 4.24 H-bridge control

The PWMH and DIRH inputs control the drivers of the external H-bridge transistors. In single Motor mode the motor direction can be chosen with the direction input (DIRH), the duty cycle and frequency with the PWMH input (single mode). With the SPI bits SD (CR 10) and SDS (CR 10) four different slow-decay modes (via drivers and via diode) can be selected using the high-side or the low-side transistors. Unconnected inputs are defined by internal pull-down current.

Alternatively, the bridge can be driven in half bridge mode (dual mode). By setting the dual mode bit DM (Config Reg) = 1, both half-bridges can be controlled independently.

Table 67．H－bridge control truth table

|  | Control pins |  | Control bits |  |  |  | Failure bits |  |  |  |  | Output pins |  |  |  | Motor config | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nb | $\begin{aligned} & \underline{I} \\ & \stackrel{\underline{\alpha}}{\bar{\alpha}} \end{aligned}$ | $\sum_{\sum_{2}^{1}}^{T}$ | $\underset{\underline{I}}{\underline{\underline{2}}}$ | 号 | か | $\sum_{0}$ | $\begin{aligned} & 3 \\ & 0 \\ & \mathbf{a}_{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { Z } \\ & \text { の } \end{aligned}$ | $\begin{aligned} & \gg \\ & \underset{\sim}{\prime \prime} \end{aligned}$ | の | $\underset{\sim}{\dot{C}}$ | $\underset{ত}{\bar{\top}}$ | $\frac{\overline{1}}{0}$ | $\underset{\sim}{\mathbf{N}}$ | $\underset{\sim}{\text { N }}$ |  |  |
| 1 | x | x | 0 | x | x | x | x | x | x | x | x | RL | RL | RL | RL |  | H－bridge disabled |
| 2 | x | x | 1 | x | x | 0 | 1 | 0 | 0 | 0 | 0 | RL | RL | RL | RL | Single | Charge pump voltage too low |
| 3 | x | x | 1 | x | x | 0 | 0 | x | x | x | 1 | RL | RL | RL | RL |  | Thermal shutdown |
| 4 | x | x | 1 | x | x | 0 | 0 | 1 | 0 | 0 | 0 | L | L | L | L |  | Overvoltage |
| 5 | x | x | 1 | x | x | 0 | 0 | 0 | 0 | 1 | 0 | $L^{(1)}$ | $L^{(1)}$ | $\mathrm{L}^{(1)}$ | $L^{(1)}$ |  | Short－circuit ${ }^{(1)}$ |
| 6 | 0 | 1 | 1 | x | x | 0 | 0 | 0 | 0 | 0 | 0 | L | H | H | L |  | Bridge H2／L1 on |
| 7 | x | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | L | H | L | H |  | Slow－decay mode LS1 and LS2 on |
| 8 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | H | L | L |  | Slow－decay mode LS1 on |
| 9 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | L | L | H |  | Slow－decay mode LS2 on |
| 10 | 1 | 1 | 1 | x | x | 0 | 0 | 0 | 0 | 0 | 0 | H | L | L | H |  | Bridge H1／L2 on |
| 11 | x | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | H | L | H | L |  | Slow－decay mode HS1 and HS2 on |
| 12 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | L | H | L |  | Slow－decay mode HS1 on |
| 13 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | H | L | L | L |  | Slow－decay mode HS2 on |
| 14 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | L | Dual | Half bridge mode |
| 15 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | H |  |  |
| 16 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | L | L |  |  |
| 17 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | L | H |  |  |
| 18 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | L |  |  |
| 19 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | H | L |  |  |
| 20 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | L | L |  |  |
| 21 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | H | L |  |  |
| 22 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | H | L |  |  |
| 23 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | L | H |  |  |
| 24 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | H | L |  |  |
| 25 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | L | H |  |  |

1．Only the H－bridge（low－side and high－side），in which one MOSFET is in short－circuit condition is switched off．Both MOSFETs of the other H－bridge remain active and driven by DIRH and PWMH．

During watchdog long-open window, the H-bridge drivers are forced off until the first valid watchdog trigger in window mode (setting TRIG = 0 during safe window). The Control Registers remain accessible during long open window.

### 4.25 H-bridge driver slew-rate control

The rising and falling slope of the drivers for the external high-side Power-MOS can be slew rate controlled. If this mode is enabled the gate of the external high-side Power-MOS is driven by a current source instead of a low-impedance output driver switch as long as the drain-source voltage over this Power-MOS is below the switch threshold. The current is programmed using the bits SLEW_x<4:0> (CR 10), which represent a binary number. This number is multiplied by the minimum current step. This minimum current step is the maximum source-/sink-current ( $\mathrm{I}_{\mathrm{GH} \times r m a x} / \mathrm{I}_{\mathrm{GHxfmax}}$ ) divided by 31. Programming SLEW_x <4:0> to 0 disables the slew rate control and the output is driven by the lowimpedance output driver switch.

Figure 39. H-bridge GSHx slope


### 4.26 Resistive low

The resistive output mode protects the devices and the H -bridge in the standby mode and in some failure modes (thermal shutdown TSD1 (SR 1), charge pump low CP_LOW (SR 2) and DI pin stuck at ' 1 ' SPI_INV_CMD (SR 2)). When a gate driver changes into the resistive output mode due to a failure a sequence is started. In this sequence the concerning driver is
switched into sink condition for $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ to ensure a fast switch-off of the H -bridge transistor. If slew rate control is enabled, the sink condition is slew-rate controlled. Afterwards the driver is switched into the resistive output mode (resistive path to source).

### 4.27 Short circuit detection / drain source monitoring

The Drain - Source voltage of each activated external MOSFET of the H -bridge is monitored by comparators to detect shorts to ground or battery. If the voltage-drop over the external MOSFET exceeds the configurable threshold voltage $\mathrm{V}_{\text {SCd_HB }}$ (DIAG_x (CR 10) for longer $t>t_{S C d}{ }^{H B}$ the corresponding gate driver switches off the external MOSFET and the corresponding drain source monitoring flag DS_MON_x (SR 2) is set. The DSMON_x bits have to be cleared through the SPI to reactivate the gate drivers. This monitoring is only active while the corresponding gate driver is activated. If a drain-source monitor event is detected, the corresponding gate-driver remains activated for at maximum the filter time. When the gate driver switches on, the drain-source comparator requires the specified settling time until the drain-source monitoring is valid. During this time, this drain-source monitor event may start the filter time. The threshold voltage $\mathrm{V}_{\text {SCd_HB }}$ can be programmed using the SPI bits DIAG_x (CR 10).

Figure 40. H-bridge diagnosis


### 4.28 H-bridge monitoring in off-mode

The drain source voltages of the H-bridge driver external transistors can be monitored, while the transistors are switched off. If either bit OL_H1L2 (CR 10) or OL_H2L1 (CR 10) is set to

1, while bit HEN (CR 1) = 1, the H-drivers enter resistive low mode and the drain-source voltages can be monitored. Since the pull-up resistance is equal to the pull-down resistance on both sides of the bridge a voltage of $2 / 3 \mathrm{~V}_{\mathrm{S}}$ on the pull-up highside and $1 / 3 \mathrm{~V}_{\mathrm{S}}$ on the lowside is expected, if they drive a low-resistive inductive load (e.g. motor). If the drain source voltage on each of these Power-MOS is less than $1 / 6 \mathrm{~V}_{\mathrm{S}}$, the drain-source monitor bit of the associated driver is set.

The open-load filter time is $\mathrm{t}_{\mathrm{OL}} \mathrm{HB}$.
Figure 41. H-bridge open-load-detection (no open-load detected)


Figure 42. H-bridge open-load-detection (open-load detected)


Figure 43. H-bridge open-load-detection (short to ground detected)


Figure 44. H-bridge open-load detection (short to $\mathbf{V}_{\mathbf{S}}$ detected)


Table 68. H -bridge monitoring in off-mode

|  | Control bits |  |  | Failure bits |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | OL H1L2 | OL H2L1 | H OLTH High | DSMON LS1 | DSMON LS2 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | Drain-Source monitor <br> disabled |
| 2 | 1 | 0 | $x$ | 0 | 0 | No open-load detected |
| 3 | 1 | 0 | 0 | 0 | 1 | Open-load SH2 |
| 4 | 1 | 0 | 0 | 1 | 1 | Short to GND |
| 5 | 1 | 0 | 1 | 1 | 1 | Short to VS |
| 6 | 0 | 1 | $x$ | 0 | 0 | No open-load detected |
| 7 | 0 | 1 | 0 | 1 | 0 | Open-load SH1 |

Table 68. H-bridge monitoring in off-mode (continued)

|  | Control bits |  |  | Failure bits |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | OL H1L2 | OL H2L1 | H OLTH High | DSMON LS1 | DSMON LS2 |  |
| 8 | 0 | 1 | 0 | 1 | 1 | Short to GND |
| 9 | 0 | 1 | 1 | 1 | 1 | Short to VS |

### 4.29 Programmable cross current protection

The external PowerMOSFETs transistors in H -bridge (two half-bridges) configuration are switched on with an additional delay time $\mathrm{t}_{\mathrm{CCP}}$ to prevent cross current in the halfbridge. The cross current protection time $\mathrm{t}_{\mathrm{CCP}}$ can be programmed with the SPI bits COPT_x<3:0> (CR 10). The timer is started when the gate driver is switched on in the device.
The PWMH module has 2 timers to configure locking time for high-side and freewheeling low-side. The programmable time $\mathrm{t}_{\mathrm{CCP} \text {-TIM } 1} / \mathrm{t}_{\mathrm{CCP} \text {-TIM2 }}$ is the same. Sequence for switching in PWM mode is the following:

- HS switch off after locking $\mathrm{t}_{\mathrm{CCP}-\text { TIM1 }}$
- LS switch on after 2nd locking tCCP-TIM1
- HS switch on after locking $\mathrm{t}_{\mathrm{CCP}-\mathrm{TIM} 2}$ which starts with rising edge on PWM input

Figure 45. PWMH cross current protection time implementation


### 4.30 Power window H-bridge safety switch off block

The two LS Switches LS1_FSO and LS2_FSO are intended to be used to switch off the gates of the external high-side MOSFETs in the power window h-bridge if a fatal error happens. This block must work also in case the MOSFET driver and the according control blocks on the chip are destroyed. Therefore it is necessary to have a complete separated safety block on the device, which has it's own supply and GND connection, separated from the other supplies and GNDs. In the block is implemented an own voltage regulator and oscillator.

The safety block is surrounded by a GND isolation ring realized by deep trench isolation. The LS driver must work down to a lower voltage than the other circuits. The block has its
own internal supply and an own oscillator for monitoring the failure signals (WWD, V1 fail, SPI fail \& Tj) which are Manchester encoded and decoupled by high ohmic resistances. In case of fail-safe event, both LS switches LS1_FSO and LS2_FSO are switched on.

In case of entering V1_standby mode or Vbat_standby mode both fail safe low-side switches are switched on to minimize the current drawn by the fail safe block (e.g. oscillator is switched off and Manchester Encoding is deactivated). Short circuit protection to $\mathrm{V}_{\mathrm{S}}$ is active in both standby modes limiting the current to $\mathrm{I}_{\text {OLimit }}$ for a filter of $\mathrm{t}_{\text {SCF }}$.
After this filter time the fail-safe switches are switched off and LSxFSO_OC (SR 3) is set. To reactivate the low-side functionality this bit has to be set back by a read and clear command. In case of $\mathrm{V}_{\mathrm{S}}$ loss the fail safe switches are biased by their own output voltage to turn on the low-side switches down to VOUT_max.

To allow verification of the Fail-Safe path, the low-side switches LS1_FSO and LS2_FSO can be turned on by SPI (Configuration Register 0x3F bit 4: FS_FORCED)

Figure 46. LSx_FSO: low-side driver "passively" turned on, taking supply from output pin (if main supply fails), can guarantee $\mathrm{V}_{\text {LSx }}$ FSO $<\mathrm{V}_{\text {OUT }}$ max


Figure 47. Safety concept


### 4.31 Heater MOSFET Driver

The Heater MOSFET Driver stage is controlled by control bit GH (CR 5). The driver contains two diagnosis features to indicate short-circuit in active mode (external MOSFET switched on) and open-load in off state (External MOSFET switched off).

Short circuit detection in on state is realized by monitoring the drain source voltage of the activated external MOSFET by a comparator to detect a short-circuit of $\mathrm{SH}_{\text {heater }}$ to ground. If the voltage-drop over the external MOSFET exceeds the programmed threshold voltage $\mathrm{V}_{\mathrm{SCd}} \mathrm{HE}$ for longer than the drain-source monitor filter time $\mathrm{t}_{\mathrm{SCd}}$ HE the gate driver switches off the external MOSFET and the corresponding drain source monitoring flag
DSMON_HEAT (SR 4) is set. The drain source-monitoring bit has to be cleared by SPI to reactivate the gate driver. The drain source monitoring is only active while the gate driver is activated. If a drain source monitoring event is detected, the gate-driver remains activated for the maximum filter time. The threshold voltage can be programmed by SPI bits GH_THx (CR 10).

Open-load detection in off state is realized by monitoring the voltage difference between $\mathrm{SH}_{\text {heater }}$ and GND and supplying $\mathrm{SH}_{\text {heater }}$ by a pull up current source that can be controlled by SPI bit GH_OL_EN (CR 10). When no load is connected to the external MOSFET source, the voltage will be pulled to $\mathrm{V}_{\mathrm{S}}$ and in case of exceeding the threshold $\mathrm{V}_{\text {OLheater }}$ for a time longer than the open-load filter time $\mathrm{t}_{\mathrm{OL}}$ He the open-load bit GH_OL (SR 5) will be set.

Figure 48. Heater MOSFET open-load and short-circuit to GND detection


Table 69. Heater MOSFET control truth table

|  | Control bit | Failure bits |  |  |  |  |  | Output pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | GH <br> ON/OFF | CP_LOW | VS_OV | VS_UV | DS | TSD1 | GH $_{\text {heater }}$ |  |
|  | x | 1 | x | x | x | x |  | Charge puump voltage too low |
| 2 | x | 0 | x | x | x | 1 | RL | Thermal shutdown |
| 3 | x | 0 | 1 | x | x | 0 | L | Overload |
| 4 | 1 | 0 | 0 | x | 1 | 0 | L | Short-circuit condition |
| 5 | x | 0 | 0 | 1 | 0 | 0 | L | Undervoltage |
| 6 | 1 | 0 | 0 | 0 | 0 | 0 | H | Heater MOFET driver enabled |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | L | Heater MOFET driver enabled |

Note: $\quad R L=$ resistive low, $L=$ active low, $H=$ active high.

### 4.32 Controller of electro-chromic glass

The voltage of an electro-chromic element connected at pin ECV can be controlled to a target value, which is set by the bits EC_x $<5: 0>$ (CR 11). Setting bit ECON (CR 11) enables this function. An on-chip differential amplifier and an external MOS source follower, with its gate connected to pin ECDR, and which drives the electro-chrome mirror voltage at pin ECV, form the control loop. The drain of the external MOS transistor is supplied by OUT10. A diode from pin ECV (anode) to pin ECDR (cathode) has been placed on the chip to protect the external MOS source follower. A capacitor of at least 5 nF has to be added to pin ECDR for loop-stability.
The target voltage is binary coded with a full-scale range of 1.5 V . If bit ECV_HV (Config Reg) is set to 0 , the maximum controller output voltage is clamped to 1.2 V without changing the resolution of bits EC_x<5:0> (CR 11). When programming the ECV low-side driver ECV_LS (CR 11) to on-state, the voltage at pin ECV is pulled to ground by a $1.6 \Omega$ low-side switch until the voltage at pin ECV is less than $d_{V E C V h i}$ higher than the target voltage (fast discharge). The status of the voltage control loop is reported via SPI. Bit ECV_VHI (SR 6) is set, if the voltage at pin ECV is higher, whereas Bit ECV_VNR (SR 6) is set, if the voltage at pin ECV is lower than the target value. Both status bits are valid, if they are stable for at least the filter time $t_{\text {FEC_VNR }}$ and $t_{\text {FEC_VHI }}$. Since OUT10 is the output of a high-side driver, it contains the same diagnose functions as the other high-side drivers (e.g. during an overcurrent detection, the control loop is switched off). In electro-chrome mode, OUT10 cannot be controlled by PWM mode. For EMS reasons, the loop capacitor at pin ECDR as well as the capacitor between ECV and GND has to be placed to the respective pins as close as possible (seeFigure 49: Electro-chrome control block for details).

Pin ECDR is pulled resistively ( $\mathrm{R}_{\text {ECDRDIS }}$ ) to ground while not in electro-chrome mode.
EC glass control behavior in case of failure on OUT10:

ECON (CR11) = 1 (EC glass control enabled)

- OUT10 is turned ON
- OUT10 settings in CR5 are ignored (PWM, DIRx, TIMERx)
- OUT10 settings in CR5 are recovered when ECON is set to 0 .

In case of a failure on OUT10 while ECON = 1 (overcurrent, $\mathrm{V}_{\mathrm{S}}$ overvoltage /undervoltage, TSD1)

- OUT10 is turned OFF (regardless of VS_OV_SD_EN and VS_UV_SD_EN in CR3)
- DAC is reset: EC_x (CR11) set to ‘000000’
- ECDR pin is pulled to GND
- ECON (CR11) remains '1'
- ECV_LS (CR11) remains as programmed

Re-start of EC control after OUT10 failure

- Read\&Clear or automatic restart (if CR3 Vs_LOCK_EN = 0)
- Write EC_x (CR11)

Figure 49. Electro-chrome control block


### 4.33 Temperature warning and shutdown

If any of the cluster (see Section 4.34: Thermal clusters) junction temperatures rises above the temperature warning threshold TW, the temperature warning flag TW (SR 2) is set after the temperature warning filter time $\mathrm{t}_{\mathrm{jfft}}$ and can be read via SPI. If the junction temperature increases above the temperature shutdown threshold (TSD1), the thermal shutdown bit TSD1 (SR 1) is set and the power transistors of all output stages are switched off to protect the device after the thermal shutdown filter time. The gates of the H-bridge and the heater MOSFET are discharged by the 'Resistive Low' mode. After these bits have been cleared, the output stages are reactivated. If the temperature is still above the thermal warning threshold, the thermal warning bit is set after $\mathrm{t}_{\mathrm{jfft}}$. Once this bit is set and the temperature is above the temperature shutdown threshold, temperature shutdown is detected after $\mathrm{t}_{\mathrm{jft}}$ and
the outputs are switched off. Therefore the minimum time after which the outputs are switched off after the bits have been cleared in case the temperature is still above the thermal shutdown threshold is twice the thermal warning/ thermal shutdown filter time $\mathrm{t}_{\mathrm{jftt}}$.

### 4.34 Thermal clusters

In order to provide an advanced on-chip temperature control, the power outputs are grouped in six clusters with dedicated thermal sensors. The sensors are suitably located on the device (see Figure 50: Thermal clusters identification). In case the temperature of an output cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shut down (all other outputs remain active). Each output cluster has a dedicated temperature warning and shutdown flag (SR 6) and the cluster temperature can be read out by SPI.

Hence, the thermal cluster concept allows to identify a group of outputs in which one or more channels are in overload condition.

If thermal shutdown has occurred within an output cluster, or if temperature is rising within a cluster, it may be desired to identify which of the output (s) is (are) determining the temperature increase. An additional evaluation, based on current monitoring and cluster temperature read-out, supports identification of the outputs mainly contributing to the temperature increase. The cluster temperatures are available in SR 7, SR 8 and SR 9 and can be calculated from the binary coded register value using the following formula:
Decimal code $=(350-$ Temp $) / 0.488$
Example:
$\mathrm{T}=-40^{\circ} \mathrm{C}=>$ decimal code is 799 (0x31F)
$\mathrm{T}=25^{\circ} \mathrm{C}=>$ decimal code is 666 ( $0 \times 29 \mathrm{~A}$ )
Thermal clusters can be configured using bit TSD_CONFIG (Config Reg):

- $\quad$ Standard mode (default): as soon as any cluster reaches thermal threshold the device is switched off. V1 regulator remains on and is switched off reaching TSD2.
- Cluster mode: only the cluster which reached shutdown temperature is switched off.

If Cluster Th_CL6 (global) or Cluster Th_CL5 (Voltage Regulators) reachTSD1, the whole device is OFF (beside V1).

Note: $\quad$ Clusters related to power outputs (clusters 1 to 4, see Figure 50: Thermal clusters identification) will be managed digitally only, by mean of the ADC conversion of related thermal sensors, while clusters 5 and 6 will be managed in an analog way (comparators) since ADC can be off, e.g. in V1_standby mode. Temperature reading provided by ADC may differ from real junction temperature of a specific output due to spatial placement of thermal sensor. Such an effect is more visible during fast thermal increases of junction temperature. For some of the Power outputs, located between two different sensors, it may happen that temperature raising also affects the adjacent Cluster.

Figure 50. Thermal clusters identification


Table 70. Thermal cluster definition

| Th_CL1 | Th_CL2 | Th_CL3 | Th_CL4 | Th_CL5 | Th_CL6 |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 5 W Driver + <br> Mirror-y+OUT15 | Door <br> lock+OUT_HS | Folder+Mirror-x | 10W driver high <br> ohmic channels | VREG 1 <br> VREG 2 | Global |
| TW \& TSD1 Both <br> digitally managed | WW \& TSD1 Both <br> digitally managed | TW \& TSD1 Both <br> digitally managed | TW digitally <br> TW \& TSD1 Both <br> digitally managed | TSD1 \& TSD2 <br> TSigitally <br> Both analog <br> managed | TSD1 Anaged <br> managed |

## $4.35 \quad \mathrm{~V}_{\mathrm{S}}$ compensation (duty cycle adjustment) module

All stand-alone HS outputs can be programmed to calculate some internal duty cycle adjustment to adapt the duty cycle to a changing supply voltage at $\mathrm{V}_{\mathrm{S}}$. This feature is aimed to avoid LED brightness flickering in case of alternating supply voltage. The correction of the duty cycle is based on the following formula:

## Equation 1: Duty cycle correction

$$
\text { DutyCycle }=\frac{V_{\text {th }}-V_{\text {LED }}}{V_{\text {Bat }}-V_{\text {LED }}} \times D C_{\text {nom }}
$$

$\mathrm{V}_{\mathrm{th}}=$ Duty cycle reference voltage: defined as 10 V
$\mathrm{V}_{\text {Bat }}=$ Reference voltage: defined as voltage at pin VS
$\mathrm{V}_{\mathrm{LED}}=$ Voltage drop on the external LED
$\mathrm{DC}_{\text {nom }}=$ Nominal Duty Cycle programmed by SPI<PWMx DCx>
To be compatible to different LED load characteristics the value for $\mathrm{V}_{\text {LED }}$ can be programmed for each output by a dedicated control register OUT7_VLED ...
OUT_HS_VLED (CR 18 to CR 22). Auto compensation features can be activated for all HS outputs each by setting OUTx_AUTOCOMP_EN (CR 18 to CR 22).

The programmed LED voltage (OUTx_V_LED (CR18 to CR22)) must be lower than $\mathrm{V}_{\text {th }}$ (10 V).

Figure 51. Block diagram $\mathrm{V}_{\mathrm{S}}$ compensation (duty cycle adjustment) module


### 4.36 Analog digital converter

Voltage signals $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {SREG }}, \mathrm{V}_{\text {WU }}$ and TH_CL1.. 6 are read out sequentially. The voltage signals are multiplexed to an ADC. The ADC is realized as a 10 Bit SAR, that is sampled with the main clock $\mathrm{f}_{\mathrm{Clk} 2} / \mathrm{f}_{\mathrm{ADC}}$.
Each channel will be converted with a conversion time tcon, therefore an update of the ADC value is available every $\mathrm{t}_{\text {con }}$ * 9 . In case of WU is directly connected to Clamp 30, the input must be protected by a series resistance of typical $1 \mathrm{k} \Omega$ to sustain reverse battery condition.

Figure 52. Sequential ADC Read Out for $\mathbf{V}_{\text {SREG }} \mathbf{V}_{\mathbf{S}}$, WU and THCL1 ..THCL6


## 5 Serial Peripheral Interface (SPI)

## A 32-bit SPI is used for bi-directional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode: $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=0$.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK. This device is not limited to microcontroller with a built-in SPI. Only three CMOS-compatible output Pins and one input Pin will be needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN $=0$, the DO-Pin will reflect the global error flag (fault condition) of the device.

- Chip Select Not (CSN)

The input Pin is used to select the serial interface of this device. When CSN is high, the output Pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN $=0$ is called a communication frame. If CSN $=$ low for $t>t_{\text {CSNfail }}$ the DO output will be switched to high impedance in order to not block the signal line for other SPI nodes.

- $\quad$ Serial Data In (DI)

The input Pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register will be transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 32-bit are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: $\quad$ Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

- $\quad$ Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN Pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

- $\quad$ Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input ( DI ) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 4 MHz .

### 5.1 ST SPI 4.0

The ST-SPI is a standard used in ST Automotive ASSP devices.

This chapter describes the SPI protocol standardization. It defines a common structure of the communication frames and defines specific addresses for product and status information.

The ST-SPI allows usage of generic software to operate the devices while maintaining the required flexibility to adapt it to the individual functionality of a particular product. In addition, failsafe mechanisms are implemented to protect the communication from external influences and wrong or unwanted usage.

The devices Serial Peripheral Interface are compliant to the ST SPI Standard Rev. 4.0.

### 5.1.1 Physical layer

Figure 53. SPI pin description


### 5.2 Signal description

- Chip Select Not (CSN)

The communication interface is de-selected, when this input signal is logically high. A falling edge on CSN enables and starts the communication while a rising edge finishes the communication and the sent command is executed when a valid frame was sent. During communication start and stop the Serial Clock (SCK) has to be logically low. The Serial Data Out (SDO) is in high impedance when CSN is high or a communication timeout was detected.

- $\quad$ Serial Clock (SCK)

This SCK provides the clock of the SPI. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK) into the internal shift registers while on the falling edge data from the internal shift registers are shifted out to Serial Data Out (SDO).

- $\quad$ Serial Data Input (SDI)

This input is used to transfer data serially into the device. Data is latched on the rising edge of Serial Clock (SCK).

- Serial Data Output (SDO)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK).

Figure 54. SDO pin


### 5.2.1 Clock and Data Characteristics

The ST-SPI can be driven by a microcontroller with its SPI peripheral running in following mode:

CPOL $=0$
$\mathrm{CPHA}=0$
Figure 55. SPI signal description


The communication frame starts with the falling edge of the CSN (Communication Start). SCK has to be low.

The SDI data is then latched at all following rising SCK edges into the internal shift registers. After Communication Start the SDO will leave 3-state mode and present the MSB of the data shifted out to SDO. At all following falling SCK edges data is shifted out through the internal shift registers to SDO.

The communication frame is finished with the rising edge of CSN. If a valid communication took place (e.g. correct number of SCK cycles, access to a valid address), the requested operation according to the Operating Code will be performed (Write or Clear operation).

### 5.2.2 Communication protocol

## SDI Frame

The devices Data-In Frame consist of 32-bit (OpCode (2 bits) + Address (6 bits) + Data Byte 3 + Data Byte 2 + Data Byte 1). The first two transmitted bits (MSB, MSB-1) contain the Operation Code which represents the instruction which will be performed. The following 6 bits (MSB-2 to MSB-7) represent the address on which the operation will be performed. The subsequent bytes contain the payload.

Figure 56. SDI Frame


## Operating code

The operating code is used to distinguish between different access modes to the registers of the slave device.

Table 71. Operation codes

| OC1 | OCO | Description |
| :---: | :---: | :---: |
| 0 | 0 | Write Operation |
| 0 | 1 | Read Operation |
| 1 | 0 | Read \& Clear Operation |
| 1 | 1 | Read Device Information |

A Write Operation will lead to a modification of the addressed data by the payload if a write access is allowed (e.g. Control Register, valid data). Beside this a shift out of the content (data present at Communication Start) of the registers is performed.
A Read Operation shifts out the data present in the addressed register at Communication Start. The payload data will be ignored and internal data will not be modified. In addition a Burst Read can be performed.
A Read \& Clear Operation will lead to a clear of addressed status bits. The bits to be cleared are defined first by address, second by payload bits set to ' 1 '. Beside this a shift out of the content (data present at Communication Start) of the registers is performed.
Note: $\quad$ Status registers which change status during communication could be cleared by the actual Read \& Clear Operation and are neither reported in actual communication nor in the following communications. To avoid a loss of any reported status it is recommended just clear status registers which are already reported in the previous communication (Selective Bitwise Clear).

## Advanced operation codes

To provide beside the separate write of all control registers and the bitwise clear of all status registers, two Advanced Operation Codes can be used to set all control registers to the default value and to clear all status registers. A 'set all control registers to default' command is performed when an OpCode '11' at address b'111111 is performed.

Note: $\quad$ Please consider that potential device specific write protected registers cannot be cleared with this command as therefore a device Power-on-Reset is needed.

A 'clear all status registers' command is performed when an OpCode '10' at address b'111111 is performed.

## Data-in payload

The Payload (Data Byte 1 to Data Byte 3) is the data transferred to the devices with every SPI communication. The Payload always follows the OpCode and the Address bits. For Write access the Payload represents the new data written to the addressed register. For Read \& Clear operations the Payload defines which bits of the adressed Status Register will be cleared. In case of a ' 1 ' at the corresponding bit position the bit will be cleared.

For a Read Operation the Payload is not used. For functional safety reasons it is recommended to set unused Payload to '0'.

## SDO frame

The data-out frame consists of 32-bit (GSB + Data Byte 1 to 3 ).
The first eight transmitted bits contain device related status information and are latched into the shift register at the time of the Communication Start. These 8-bit are transmitted at every SPI transaction. The subsequent bytes contain the payload data and are latched into the shift register with the eighth positive SCK edge. This could lead to an inconsistency of data between the GSB and Payload due to different shift register load times. Anyhow, no unwanted Status Register clear should appear, as status information should just be cleared with a dedicated bit clear after.

Figure 57. SDO frame


## Global Status Byte (GSB)

The bits (Bit0 to Bit4) represent a logical OR combination of bits located in the Status Registers. Therefore no direct Read \& Clear can be performed on these bits inside the GSB.

Table 72. Global Status Byte

| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS |

## Global Status Bit Not (GSBN)

The GSBN is a logically NOR combination of Bit 24 to Bit 30. This bit can also be used as Global Status Flag without starting a complete communication frame as it is present directly after pulling CSN low.

## Reset Bit (RSTB)

The RSTB indicates a device reset. In case this bit is set, specific internal Control Registers are set to default and kept in that state until the bit is cleared. The RSTB bit is cleared after a Read \& Clear of all the specific bits in the Status Registers which caused the reset event.

SPI Error (SPIE)
The SPIE is a logical OR combination of errors related to a wrong SPI communication.
Physical Layer Error (PLE)
The PLE is a logical OR combination of errors related to the LIN and HS CAN transceivers.

## Functional Error (FE)

The FE is a logical OR combination of errors coming from functional blocks (e.g. High-side overcurrent).

## Device Error (DE)

The DE is a logical OR combination of errors related to device specific blocks (e.g. VS overvoltage, overtemperature

## Global Warning (GW)

The GW is a logical OR combination of warning flags (e.g. thermal warning).

## Fail Safe (FS)

The FS bit indicates that the device was forced into a safe state due to mistreatment or fundamental internal errors (e.g. Watchdog failure, Voltage regulator failure).

## Data-Out Payload

The Payload (Data Bytes 1 to 3 ) is the data transferred from the slave device with every SPI communication to the master device. The Payload always follows the OpCode and the address bits of the actual shifted in data (In-frame-Response).

### 5.2.3 Address definition

Table 73. Device application access

| Operating Code |  |
| :---: | :---: |
| OC1 | OC0 |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |

Table 74. Device information read access

| Operating Code |  |
| :---: | :---: |
| OC1 | OCO |
| 1 | 1 |

Table 75. RAM address range

| RAM Address | Description | Access |
| :---: | :--- | :---: |
| 3 FH | Configuration Register | R/W |
|  |  | R/C |
| 3 CH | Status Register 12 |  |
| $\ldots$ | $\ldots$ | R/C |
| 32 H | Status Register 2 | R/C |
| 31 H | Status Register 1 |  |
| $\ldots$ | $\ldots$ | R/W |
| 22 H | Control Register 34 |  |
| 1 DH | Control Register 29 |  |
| $\ldots$ | $\ldots$ | R/W |
| 02 H | Control Register 2 |  |

Table 75. RAM address range (continued)

| RAM Address | Description | Access |
| :---: | :--- | :---: |
| 01 H | Control Register 1 | R/W |
| 00 H | reserved |  |

Table 76. ROM address range

| ROM Address | Description | Access |
| :---: | :---: | :---: |
| 3FH | <Advanced Op.> | W |
| 3EH | <GSB Options> | R |
| ... |  |  |
| 20H | <SPI CPHA test> | R |
| 16H | <WD bit pos. 4> | R |
| 15H | <WD bit pos. 3> | R |
| 14H | <WD bit pos. 2> | R |
| 13H | <WD bit pos. 1> | R |
| 12H | <WD Type 2> | R |
| 11H | <WD Type 1> | R |
| 10H | <SPI mode> | R |
| ... |  |  |
| OAH | <Silicon Ver.> | R |
| ... |  |  |
| 06H | <Device No.5> | R |
| 05H | <Device No.4> | R |
| 04H | <Device No.3> | R |
| 03H | <Device No.2> | R |
| 02H | <Device No.1> | R |
| 01H | <Device Family> | R |
| OOH | <Company Code> | R |

## Information registers

The Device Information Registers can be read by using OpCode '11'. After shifting out the GSB the 8-bit wide payload will be transmitted. By reading Device Information Registers a communication width which is minimum 16-bit plus a multiple by 8 can be used. After shifting out the GSB followed by the 8 -bit wide payload a series of ' 0 ' is shifted out at the SDO.

Table 77. Information Registers Map

| ROM Adress | Description | Access |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3FH | <Advanced Op.> |  |  |  |  |  |  |  |  |  |  |
| 3EH | <GSB Options> | R | $\rightarrow$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\ldots$ |  |  |  |  |  |  |  |  |  |  |  |
| 20H | <SPI CPHA test> | R | $\rightarrow$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 16H | <WD bit pos. 4> | R | $\rightarrow$ | COH |  |  |  |  |  |  |  |
| 15H | <WD bit pos. 3> | R | $\rightarrow$ | 7FH |  |  |  |  |  |  |  |
| 14H | <WD bit pos. 2> | R | $\rightarrow$ | COH |  |  |  |  |  |  |  |
| 13H | <WD bit pos. 1> | R | $\rightarrow$ | 41 H |  |  |  |  |  |  |  |
| 12H | <WD Type 2> | R | $\rightarrow$ | 91H |  |  |  |  |  |  |  |
| 11H | <WD Type 1> | R | $\rightarrow$ | 28 H |  |  |  |  |  |  |  |
| 10 H | <SPI mode> | R | $\rightarrow$ | B0H |  |  |  |  |  |  |  |
| ... |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  |
| OAH | <Silicon Ver.> | R | $\rightarrow$ | major revision |  |  |  | minor revision |  |  |  |
| ... |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  |
| 06H | <Device No.5> | R |  | $\begin{aligned} & \text { L99DZ100G: 01H } \\ & \text { L99DZ100GP: 00H } \end{aligned}$ |  |  |  |  |  |  |  |
| 05H | <Device No.4> | R | $\rightarrow$ | 09H |  |  |  |  |  |  |  |
| 04H | <Device No.3> | R | $\rightarrow$ | 46H |  |  |  |  |  |  |  |
| 03H | <Device No.2> | R | $\rightarrow$ | 42 H |  |  |  |  |  |  |  |
| 02H | <Device No.1> | R | $\rightarrow$ | 55H |  |  |  |  |  |  |  |
| 01H | <Device Family> | R | $\rightarrow$ | $01 \mathrm{H}$ |  |  |  |  |  |  |  |
| 00H | <Company Code> | R | $\rightarrow$ | 00H |  |  |  |  |  |  |  |

## Device Identification Registers

These registers represent a unique signature to identify the device and silicon version.
<Company Code>: 00H (STMicroelectronics)
<Device Family>: 01H (BCD Power Management)
<Device No. 1>: 55H
<Device No. 2>: 42H
<Device No. 3>: 46H
<Device No. 4>: 09H
<Device No. 5>: for L99DZ100G: 01H for L99DZ100GP: 00H

## SPI modes

By reading out the <SPI mode> register general information of SPI usage of the Device Application Registers can be read.

Table 78. SPI Mode Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BR | DL2 | DL1 | DL0 | 0 | 0 | S1 | S0 |
| $\mathbf{1}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 |

<SPI mode>: B0H (Burst mode read available, 32-bit, no data consistency check)

## SPI Burst Read

Table 79. Burst Read Bit

| Bit 7 | Description |
| :---: | :--- |
| 0 | BR not available |
| 1 | BR available |

The SPI Burst Read bit indicates if a burst read operation is implemented. The intention of a Burst Read is e.g. used to perform a device internal memory dump to the SPI Master.

The start of the Burst Read is like a normal Read Operation. The difference is, that after the SPI Data Length the CSN is not pulled high and the SCK will be continuously clocked. When the normal SCK max count is reached (SPI Data Length) the consecutive addressed data will be latched into the shift register. This procedure is performed every time when the SCK payload length is reached.

In case the automatic incremented address is not used by the device, undefined data is shifted out. An automatic address overflow is implemented when address 3FH is reached. The SPI Burst Read is limited by the CSN low timeout.

## SPI Data Length

The SPI Data Length value indicates the length of the SCK count monitor which is running for all accesses to the Device Application Registers. In case a communication frame with an SCK count not equal to the reported one will lead to a SPI Error and the data will be rejected.

Table 80. SPI Data Length

| Bit 6 | Bit 5 | Bit 4 | Description |
| :---: | :---: | :---: | :---: |
| DL2 | DL1 | DL0 |  |
| 0 | 0 | 0 | invalid |
| 0 | 0 | 1 | 16 -bit SPI |
| 0 | 1 | 0 | 24 -bit SPI |
| 0 | 1 | 1 | 32 -bit SPI |
|  | 1 | 1 | $\ldots$ |
| 1 |  | 64 -bit SPI |  |

Data Consistency Check (Parity/CRC)
N/A
Table 81. Data Consistency Check

| Bit 1 | Bit 0 | Description |
| :---: | :---: | :---: |
| S1 | S0 |  |
| 0 | 0 | not used |
| 0 | 1 | Parity used |
| 1 | 0 | CRC used |
| 1 | 1 | Invalid |

## Watchdog Definition

In case a watchdog is implemented the default settings can be read out via the Device Information Registers.

Table 82. WD Type/Timing

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WD1 | WD0 |  |  |  |  |  |  |
| <WD Type 1/2> | 0 | 0 | Register is not used |  |  |  |  |  |
| <WD Type 1> | 0 | 1 | WT5 | WT4 | WT3 | WT2 | WT1 | WTO |
|  |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
|  |  |  | Watchdog Timeout / Long Open Window WT[5:0] * 5ms |  |  |  |  |  |
| <WD Type 2> | 1 | 0 | OW2 | OW1 | OW0 | CW2 | CW1 | CW0 |
|  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
|  |  |  | Open Window OW[2:0] * 5 ms |  |  | Closed Window CW[2:0] * 5 ms |  |  |

Table 82. WD Type/Timing (continued)

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| <WD Type 1/2> | 1 | 1 | Invalid |  |  |  |  |  |

<WD Type 1>: 28H (Long Open Window: 200ms)
<WD Type 2>: 91H (Open Window. 10ms, Closed Window: 5ms)
<WD Type $1>$ indicates the Long Open Window (timeout) which is opened at the start of the watchdog. The binary value of WT[5:0] times 5 ms indicates the typical value of the Timeout Time.
<WD Type 2> describes the default timing of the window watchdog.
The binary value of CW[2:0] times 5 ms defines the typical Closed Window time and OW[2:0] times 5 ms defines the typical Open Window time.

Figure 58. Window watchdog operation


The watchdog trigger bit location is defined by the <WD bit pos. $\mathrm{X}>$ registers.
Table 83. WD bit position

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WB1 | WB0 |  |  |  |  |  |  |
| <WD bit pos. X> | 0 | 0 | Register is not used |  |  |  |  |  |
| <WD bit pos. X> | 0 | 1 | WBA5 | WBA4 | WBA3 | WBA2 | WBA1 | WBAO |
| <WD bit pos. 1> | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| <WD bit pos. 3> | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Defines the register addresses of the WD trigger bits |  |  |  |  |  |
| <WD bit pos. X> | 1 | 0 | WBA5 | WBA4 | WBA3 | WBA2 | WBA1 | WBAO |

Table 83. WD bit position (continued)

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Defines the stop address of the address range (previous $<W D$ bit pos. $X>$ is a WB = ' 01 '). The consecutive $<W D$ bit pos. $X>$ has to be a WB = '11' |  |  |  |  |  |
| <WD bit pos. X> | 1 | 1 | 0 | WBP 4 | WBP3 | WBP2 | WBP1 | WBPO |
| <WD bit pos. 2> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| <WD bit pos. 4> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | Defines the binary bit position of the WD trigger bit within the register |  |  |  |  |

$<W D$ bit pos 1>: 41H; watchdog trigger bit located at address 01H (CR1)
$<W D$ bit pos 2>: COH ; watchdog trigger bit location is bit0
<WD bit pos 3>: 7FH; watchdog trigger bit located at address 3FH (Config Register)
$<W D$ bit pos 4>: COH ; watchdog trigger bit location is bit0

## Device Application Registers (RAM)

The Device Application Registers are all registers accessible using OpCode '00', '01' and '10'. The functions of these registers are defined in the device specification.

### 5.2.4 Protocol failure detection

To realize a protocol which covers certain failsafe requirements a basic set of failure detection mechanisms are implemented.

## Clock monitor

During communication (CSN low to high phase) a clock monitor counts the valid SCK clock edges. If the SCK edges do not correlate with the SPI Data Length an SPIE is reported with the next command and the actual communication is rejected.

By accessing the Device Information Registers (OpCode = '11') the Clock Monitor is set to a minimum of 16 SCK edges plus a multiple by 8 (e.g. 16, 25, 32, ...). Providing no SCK edge during a CSN low to high phase is not recognized as an SPIE. For a SPI Burst Read also the SPI Data Length plus multiple numbers of Payloads SCK edges are assumed as a valid communication.

## SCK Polarity (CPOL) check

To detect the wrong polarity access via SCK the internal Clock monitor is used. Providing first a negative edge on SCK during communication (CSN low to high phase) or a positive edge at last will lead to an SPI Error reported in the next communication and the actual data is rejected.

## SCK Phase (CPHA) check

To verify, that the SCK Phase of the SPI master is set correctly a special Device Information Register is implemented. By reading this register the data must be 55 H . In case AAH is read
the CPHA setting of the SPI master is wrong and a proper communication cannot be guaranteed.

## CSN timeout

By pulling CSN low the SDO is set active and leaves its 3-state condition. To ensure communication between other SPI devices within the same bus even in case of CSN stuck at low a CSN timeout is implemented. By pulling CSN low an internal timer is started. After timer end is reached the actual communication is rejected and the SDO is set to 3-state condition.

## SDI stuck at GND

As a communication with data all- 0 ' and OpCode '00' on address b'000000 cannot be distinguished between a valid command and a SDI stuck at GND this communication is not allowed. Nevertheless, in case a stuck at GND is detected the communication will be rejected and the SPIE will be set with the next communication.

## SDI stuck at HIGH

As a communication with data all-1' and OpCode '11' on address b'111111 cannot be distinguished between a valid command and a SDI stuck at HIGH this communication is not allowed. In case a stuck at HIGH is detected the communication will be rejected and the SPIE will be set with the next communication.

## SDO stuck @

The SDO stuck at GND and stuck at HIGH has to be detected by the SPI master. As the definition of the GSB guarantees at least one toggle, a GSB with all-'0' or all -'1' reports a stuck at error.

## 6 Application

Figure 59. Typical application diagram


## $7 \quad$ SPI Registers

### 7.1 Global Status Byte GSB

Table 84. Global Status Byte (GSB)

|  | $\mathbf{3 1}$ | $\mathbf{3 0}$ | $\mathbf{2 9}$ | $\mathbf{2 8}$ | $\mathbf{2 7}$ | $\mathbf{2 6}$ | $\mathbf{2 5}$ | $\mathbf{2 4}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS |  |
| Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Access | R |  |  |  |  |  |  |  |  |

Table 85. GSB signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 31 | GSBN | Global Status Bit Inverted <br> The GSBN is a logically NOR combination of GSB Bits 24 to Bit $30^{(1)}$. <br> This bit can also be used as Global Status Flag without starting a complete communication frame as it is present at SDO directly after pulling CSN low. <br> 0 : error detected ( 1 or several GSB bits from 24 to 30 are set) <br> 1: no error detected (default after Power-on) <br> Specific failures may be masked in the Configuration Register 0x3F. A masked failure will still be reported in the GSB by the related failure flag, however it is not reflected in the GSBN (bit 31). |
| 30 | RSTB | Reset <br> The RSTB indicates a device reset and it is set in case of the following events: <br> - VPOR (SR1-0x31) <br> - WDFAIL (SR1 - 0x31) <br> - V1UV (SR1 - 0x31) <br> - FORCED_SLEEP_TSD2/V1SC (SR1 - 0x31) <br> 0 : no reset signal has been generated (default) <br> 1: Reset signal has been generated <br> RSTB is cleared by a Read \& Clear command to all bits in Status Register 1 causing the Reset event. |
| 29 | SPIE ${ }^{(2)}$ | SPI Error Bit <br> The SPIE indicates errors related to a wrong SPI communication. <br> - SPI_INV_CMD (SR2 - 0x32) <br> - SPI_SCK_CNT (SR2-0x32) <br> The bit is also set in case of an SPI CSN Time-out detection <br> 0 : no error (default) <br> 1: error detected <br> SPIE is cleared by a valid SPI command. |

Table 85. GSB signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 28 | PLE ${ }^{(2)}$ | Physical Layer Error <br> The PLE is a logical OR combination of errors related to the LIN and CAN transceivers. <br> - LIN_PERM_DOM (SR2 - 0x32) <br> - LIN_TXD_DOM (SR2 - 0x32) <br> - LIN_PERM_REC (SR2 - 0x32) <br> - CAN_RXD_REC (SR2 - 0x32) <br> - CAN_PERM_REC (SR2-0x32) <br> - CAN_PERM_DOM (SR2 - 0x32) <br> - CAN_TXD_DOM (SR2 - 0x32) <br> - SYSERR (SR12-0x3C) <br> - OSC_FAIL (SR12 - 0x3C) <br> - FDERR (SR12-0x3C) <br> 0 : no error (default) <br> 1: error detected <br> PLE is cleared by a Read \& Clear command to all related bits in Status Registers 2 and 12. |
| 27 | FE | Functional Error Bit <br> The FE is a logical OR combination of errors coming from functional blocks. <br> - V2SC (SR2 - 0x32) <br> - DSMON_HSx (SR2-0x32) <br> - DSMON_LSx (SR2-0x32) <br> - OUTxHS_OC TH EX (SR3-0x33) <br> - OUTxLS_OC TH EX (SR3-0x33) <br> - OUTHS_OC TH EX (SR3 - 0x33) <br> - OUTx_OC (SR3 - 0x33) <br> - LSxFS_OC (SR3-0x33) <br> - ECV_OC (SR4 - 0x34) <br> - DSMON_HEAT (SR4-0x34) <br> - OUTxHS_OL (SR5 - 0x35) ${ }^{(3)}$ <br> - OUTxLS_OL (SR5 - 0x35) <br> - OUTx_OL (SR5 - 0x35) <br> - OUTHS_OL (SR5 - 0x35) <br> - GH_OL (SR5 - 0x35) <br> - ECV_OL (SR5 - 0x35) <br> 0 : no error (default) <br> 1: error detected <br> FE is cleared by a Read \& Clear command to all related bits in Status Registers 2, 3, 4, 5 |

Table 85. GSB signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 26 | DE | Device Error Bit <br> $D E$ is a logical OR combination of global errors related to the device. <br> - VS_OV (SR2 - 0x32) <br> - VS_UV (SR2 - 0x32) <br> - VSREG_OV (SR2 - 0x32) <br> - VSREG_UV (SR2 - 0x32) <br> - CP_LOW (SR2 - 0x32) <br> - TSD1_CLx (SR6 - 0x36) <br> 0 : no error (default) <br> 1: error detected <br> DE is cleared by a Read \& Clear command to all related bits in Status Registers 2 and 6 |
| 25 | GW ${ }^{(2)}$ | Global Warning Bit <br> GW is a logical OR combination of warning flags. Warning bits do not lead to any device state change or switch off of functions. <br> - VSREG_EW (SR2-0x32) <br> - V1_FAIL (SR2 - 0x32) <br> - V2_FAIL (SR2 - 0x32) <br> - CAN_SUP_LOW (SR2-0x32) <br> - TW ${ }^{(3)}$ (SR2-0x32) <br> - SPI_INV_CMD (SR2-0x32) <br> - SPI_SCK_CNT (SR2 - 0x32) <br> 0 : no error (default) <br> 1: error detected <br> GW is cleared by a Read \& Clear command to all related bits in Status Register 2. |

Table 85. GSB signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 24 | FS | Fail Safe <br> The FS bit indicates the device was forced into a safe state due to the following failure conditions: <br> - WDFAIL (SR1 - 0x31) <br> - V1UV (SR1 - 0x31) <br> - TSD2 (SR1-0x31) <br> - FORCED_SLEEP_TSD/V1SC (SR1 - 0x31) <br> All Control Registers are set to default except the following bits: <br> - SWEN (CR1-0x01) <br> - CR23 (0x17) to CR29 (0x1D); Configuration of CAN Selective Wake-up functionality <br> Control Registers are blocked for WRITE access except the following bits: <br> - TRIG (CR1 - 0x01) <br> - V2_0 (CR1 - 0x01) <br> - V2_1 (CR1 - 0x01) <br> - GoTRXRDY (CR1-0x01) <br> - Timer settings (bits 8...23) (CR2-0x02) <br> - OUTHS_x (bits 0...3) (CR5-0x05) <br> - OUT15_x (bits 0...3) (CR6 - 0x06) <br> - CR12 (0x0C) to CR17 (0x11); PWM frequency and duty cycles <br> 0 : Fail Safe inactive (default) <br> 1: Fail Safe active <br> FS is cleared upon exit from Fail-Safe mode (refer to chapter 'Fail-Safe mode') |

1. Individual failure flags may be masked in the Configuration Register ( $0 \times 3 \mathrm{~F}$ ).
2. Bit may be masked in the Configuration Register ( $0 \times 3 \mathrm{~F}$ ), i.e. the bit will not be included in the Global Status Bit (GSBN).
3. Open-load status flags may be masked in the Configuration register (0x3F), i.e. the open-load flag will be included in the FE flag, but will not set the GSBN. TW failure status flags may be masked in the Configuration register ( $0 \times 3 F$ ), i.e. the TW flag will be included in the GW flag, but will not set the GSBN.

### 7.2 Control register overview

Table 86. Control register overview

|  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr. | Reg. | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 4 |
| 0x00 |  |  |  |  |  |  |  |  |  |  |  |  | reser | rved |  |  |  |  |  |  |  |  |  |  |  |  |
| 0x01 | CR1 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \mathbb{O} \\ & \underset{\sim}{\alpha} \end{aligned}$ | $\begin{aligned} & \underset{\mathbf{Z}}{1} \\ & \jmath_{1} \end{aligned}$ |  | $\begin{aligned} & \overrightarrow{2} \\ & { }_{1} \\ & \vdots \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\prime} \\ & \stackrel{\rightharpoonup}{\bar{u}} \\ & \stackrel{1}{3} \\ & \vdots \end{aligned}$ | $\circ$ $\stackrel{\rightharpoonup}{1}$ $\stackrel{1}{4}$ $\vdots$ |  |  | $\left\lvert\, \begin{aligned} & {\underset{w}{3}}^{2} \\ & \jmath_{1} \\ & z_{1} \\ & \underline{z} \end{aligned}\right.$ | $\begin{aligned} & {\underset{w}{u}}_{1} \\ & z_{1} \\ & z_{1} \\ & z_{1} \end{aligned}$ |  | $\begin{aligned} & \underset{\sim}{z} \\ & \underset{\sim}{x} \\ & \underset{\sim}{\prime} \\ & \underset{\substack{2}}{\prime} \end{aligned}$ |  |  | $\underset{\omega}{\underset{\omega}{u}}$ | $\underset{\text { \| }}{\underset{I}{z}}$ | $\begin{aligned} & \Gamma^{\prime} \\ & N^{\prime} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~N}^{\prime} \end{aligned}$ | $\frac{\stackrel{\rightharpoonup}{c}}{\frac{\alpha}{\alpha}}$ | $\begin{aligned} & \vec{u}_{1}^{w} \\ & \grave{c}_{1} \\ & \stackrel{\rho}{\omega} \end{aligned}$ | $\begin{aligned} & i_{0} \\ & \vdots \\ & \omega_{1} \\ & 0_{1} \end{aligned}$ |  | $\gtreqless$ |
| 0x02 | CR2 |  | $\begin{aligned} & \underline{\underline{\sim}} \\ & \stackrel{\rightharpoonup}{I} \end{aligned}$ | $\left\|\begin{array}{l} N_{1} \\ z_{1} \\ \sigma_{1} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & r_{1} \\ & z_{1} \\ & r_{1} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & 0_{1} \\ & z_{1} \\ & \sigma_{1} \\ & I_{2} \end{aligned}\right.$ |  |  |  |  | $\begin{aligned} & \underline{\sim}_{1} \\ & {\underset{N}{1}}^{\prime} \end{aligned}$ |  | $\left\lvert\, \begin{gathered} r_{1} \\ Z_{1}^{\prime} \\ N_{1} \end{gathered}\right.$ | $\left\lvert\, \begin{aligned} & 0_{1} \\ & Z_{1} \\ & O_{1} \\ & I^{\prime} \end{aligned}\right.$ |  | $\begin{aligned} & \underset{\sim}{\underset{\prime}{\prime}} \\ & \underset{\sim}{\underset{\sim}{r}} \\ & \underset{\sim}{\prime} \end{aligned}$ |  |  |  | $\begin{aligned} & z \\ & z_{1} \\ & 0 \\ & 0 \\ & 0 \\ & -1 \\ & z_{i}^{\prime} \end{aligned}$ |  | $\begin{gathered} \Gamma_{1} \\ \stackrel{1}{w} \\ \underset{\sim}{\sim_{1}} \\ \Sigma_{1} \end{gathered}$ | $\begin{aligned} & o_{1} \\ & \vdash_{1}^{w} \\ & \underset{\sim}{\sim_{1}} \\ & 5 \end{aligned}$ | $\begin{gathered} \widetilde{C}_{\prime} \\ \sum_{1}^{\prime} \\ \varrho_{1} \end{gathered}$ |  | 3 |
| 0x03 | CR3 |  |  |  |  | $\left\lvert\, \begin{gathered} z_{1} \\ 0_{1} \\ >_{1} \\ 0_{1} \\ \omega_{1} \end{gathered}\right.$ |  |  |  |  | Rese | rved |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |
| 0x04 | CR4 | $\begin{aligned} & \underset{\sim}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \mathbb{\otimes} \\ & \underset{\sim}{\otimes} \end{aligned}$ | \% | $\begin{aligned} & \stackrel{\omega}{1}_{1} \\ & \bar{\zeta}_{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & \infty \\ & \frac{\infty}{1} \\ & \underset{0}{2} \end{aligned}$ | $\begin{aligned} & \text { D} \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\otimes}{\otimes} \\ & \stackrel{\otimes}{\otimes} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \frac{\infty}{I} \\ { }^{\prime} \\ \stackrel{T}{\prime} \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & a_{1} \\ & { }^{1} \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\omega}{1}_{1} \\ & \varrho_{1} \\ & \stackrel{3}{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & a_{1}^{\prime} \\ & \frac{1}{2} \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \frac{\infty}{I} \\ & \mathbf{I}_{1} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & \infty \\ & a_{1} \\ & \stackrel{\rightharpoonup}{2}_{5}^{0} \end{aligned}$ |  |  | $\begin{aligned} & \frac{\infty}{1} \\ & 5 \\ & 5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 5 \\ & 0 \end{aligned}$ | O |  | $\begin{aligned} & \hline \frac{\infty}{1} \\ & { }^{\prime} \\ & 5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 3 \\ & 0 \\ & 5 \\ & 0 \end{aligned}$ | 3 |
| 0x05 | CR5 | $\begin{aligned} & m_{1} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \hat{N} \\ & 0 \end{aligned}$ | $\begin{aligned} & r_{1} \\ & \hat{3} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{1}{2} \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{gathered} m_{1} \\ \infty^{2} \\ 5 \end{gathered}\right.$ | $\begin{aligned} & N_{1} \\ & \infty_{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & \Gamma_{1}^{\prime} \\ & \stackrel{\infty}{0} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0_{1} \\ & 5 \\ & 0 \end{aligned}$ |  |  |  |  | $\begin{array}{\|l\|} \hline m_{1} \\ o_{1}^{\prime} \\ \stackrel{1}{2} \end{array}$ | $\begin{aligned} & N_{1} \\ & O_{1}^{\prime} \\ & \underset{O}{2} \end{aligned}$ | $\begin{aligned} & \Gamma_{1}^{\prime} \\ & \frac{0^{\prime}}{3} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & 0^{\prime} \\ & \frac{\rightharpoonup}{0} \end{aligned}$ |  | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{\otimes} \\ & \underset{\sim}{2} \end{aligned}$ |  | ¢ | $\begin{array}{\|c} m_{1} \\ 0^{1} \\ 5 \\ 5 \\ 0 \end{array}$ | $\begin{aligned} & N_{1} \\ & \mathbf{o}_{1} \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \Gamma_{1} \\ & \frac{\infty}{5} \\ & 5 \\ & 0 \end{aligned}$ |  | 3 |
| 0x06 | CR6 | $\begin{aligned} & m_{1} \\ & 9_{1} \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{aligned} & N_{1} \\ & \rho_{1} \\ & \stackrel{1}{2} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & r_{1} \\ & 0^{5} \\ & 0 \end{aligned}\right.$ | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{1}{2} \\ & 0 \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & \stackrel{y}{2} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \underset{\sim}{\Sigma} \\ & \dot{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{I} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{gathered} 0_{1} \\ \stackrel{\rightharpoonup}{5} \\ \stackrel{0}{2} \end{gathered}$ | $\begin{aligned} & m_{1} \\ & \stackrel{1}{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \Gamma^{\prime} \\ \stackrel{\rightharpoonup}{\Sigma} \\ \stackrel{\rightharpoonup}{2} \end{array}$ | $\begin{array}{\|c} \hline 0_{1} \\ N^{\prime} \\ \vdots \\ 0^{2} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline m_{1} \\ n^{\prime} \\ \stackrel{\rightharpoonup}{5} \\ \hline \end{array}$ | $\begin{aligned} & N_{1} \\ & \underset{\sim}{c} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{gathered} \stackrel{\Gamma}{\prime}^{\prime} \\ \stackrel{\rightharpoonup}{5} \end{gathered}$ | $\begin{aligned} & 0_{1} \\ & m^{5} \\ & 5 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline m_{1} \\ & \stackrel{\rightharpoonup}{\prime} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{array}{l\|} \hline N_{1} \\ \stackrel{1}{\prime} \\ \stackrel{\rightharpoonup}{\top} \\ \hline \end{array}$ | $\begin{aligned} & \Gamma_{\prime}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline m_{1} \\ & N^{\prime} \\ & \stackrel{5}{5} \end{aligned}$ | $\begin{array}{\|c\|} N_{1} \\ 0^{1} \\ 亡 \\ 0 \\ 0 \end{array}$ | $\begin{array}{\|c\|} \hline \Gamma_{1} \\ \stackrel{n^{2}}{5} \\ \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & \frac{0}{5} \\ & 5 \\ & 0 \end{aligned}$ | 3 |
| 0x07 | CR7 | $\left\lvert\, \begin{aligned} & \underline{\sim} \\ & 0 \\ & O_{1} \\ & \stackrel{\rightharpoonup}{\mathrm{I}} \\ & 0 \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \underset{\sim}{0} \\ & 0 \\ & N_{1} \\ & \underset{\sim}{2} \end{aligned}\right.$ |  |  | $\left\lvert\, \begin{gathered} \frac{1}{0} \\ 0 \\ 0 \\ 0^{\prime} \\ \stackrel{3}{2} \end{gathered}\right.$ | $\begin{array}{\|l} \mathrm{O} \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{aligned} & \mathrm{r} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{~N} \\ & \mathrm{O} \\ & 0 \end{aligned}$ | $\begin{gathered} \underline{\sim} \\ 0 \\ 0_{1} \\ \infty^{\prime} \\ 0 \end{gathered}$ |  |  |  |  | $\left\lvert\, \begin{aligned} & o_{1} \\ & z_{1}^{\prime} \\ & \eta_{1}^{\prime} \\ & \underline{1}^{\prime} \end{aligned}\right.$ | $\begin{aligned} & r_{1}^{\prime} \\ & z_{0}^{\prime} \\ & \imath_{1}^{\prime} \\ & \mathbf{O}^{\prime} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & z_{0} \\ & \mathfrak{H}_{1}^{\prime} \\ & \mathbf{n}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{O}} \\ & { }_{1} \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 5 \\ & 0 \end{aligned}$ | $\sum_{U}^{\underline{U}}$ |  | $\left\lvert\, \begin{aligned} & m_{1} \\ & \vec{\omega}_{1} \\ & \sum_{1}^{1} \end{aligned}\right.$ | $\begin{aligned} & N_{1} \\ & \vec{\omega}^{2} \\ & \sum_{1}^{1} \\ & v_{1} \end{aligned}$ | $\left\|\begin{array}{l} r_{1} \\ 山_{n} \\ \sum_{1}^{\prime} \end{array}\right\|$ | $\left\|\begin{array}{l} 0_{1} \\ \vec{\omega}_{1} \\ \sum_{1} \end{array}\right\|$ | 3 |

Table 86. Control register overview (continued)


Table 86. Control register overview (continued)

|  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr. | Reg. | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - |
| 0x10 | CR16 |  |  | $\begin{array}{\|l\|} \hline \sigma_{1} \\ 0^{\prime} \\ a_{1} \\ \sum_{2}^{\prime} \end{array}$ |  | $\begin{array}{\|c\|} \hline N_{1} \\ 0^{0} \\ a_{1} \\ \sum_{2}^{\prime} \end{array}$ |  |  |  | $m_{1}$ 0 0 $\sum_{1}$ $\sum_{2}$ | $N_{1}$ $\sum_{0}^{\prime}$ $\sum_{2}^{\prime}$ | 단 | $\begin{array}{\|l\|} \hline 0_{1} \\ 0_{1} \\ n_{1} \\ \sum_{3}^{2} \end{array}$ |  |  | $\begin{array}{\|l\|} \hline \sigma_{1} \\ 0^{\prime} \\ a^{\prime} \\ \sum_{1}^{\infty} \end{array}$ | $0_{1}^{\prime}$ $0_{1}$ $\sum_{2}^{\infty}$ | $\begin{array}{\|l\|} \hline N^{\prime} \\ 0^{\prime} \\ a^{\prime} \\ \sum_{\substack{\infty}} \end{array}$ | $\sum_{0_{2}^{\prime}}^{0_{1}^{\prime}}$ | $\begin{array}{\|c\|} \hline n^{\prime} \\ 0 \\ 0 \\ \sum_{1} \\ \sum_{0}^{\infty} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \sigma_{1} \\ 0_{1} \\ \sum_{1} \\ \sum_{2}^{\prime} \end{array}$ | $\begin{aligned} & m_{1}^{\prime} \\ & 0^{\prime} \\ & \sum_{1}^{\infty} \\ & \sum_{1}^{\prime} \end{aligned}$ | ${ }_{c}^{N_{1}}$ | $\begin{array}{\|c\|} \hline \Gamma_{1}^{\prime} \\ 0_{1} \\ \sum_{2}^{\infty} \\ \sum_{1} \end{array}$ | $\begin{array}{\|c\|} \hline 0_{1} \\ 0_{1} \\ \sum_{1}^{\infty} \\ \sum_{1} \end{array}$ | 3 |
| 0x11 | CR17 |  | $\underset{\substack{0 \\ \hline \\ \hline}}{2}$ | $\begin{aligned} & 9^{\prime} \\ & 0^{\prime} \\ & 0 \\ & \sum_{1}^{\prime} \\ & \sum_{1} \end{aligned}$ | $\begin{aligned} & \infty \\ & 0^{\prime} \\ & 0 \\ & 0 \\ & \sum_{2}^{01} \\ & \sum_{1} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathbf{N}^{\prime} \\ & 0^{\prime} \\ & 0^{\prime} \\ & \sum_{1}^{\prime} \end{aligned}\right.$ | 0 $0^{\prime}$ $\sum_{2}^{\prime}$ $\sum_{1}^{2}$ |  |  | m 0 $\sum_{1}^{\prime}$ $\sum_{a}^{\circ}$ | $\left\lvert\, \begin{aligned} & N_{1} \\ & 0_{1} \\ & 0_{1} \\ & \sum_{3} \end{aligned}\right.$ | 「 | 0 0 0 0 $\sum_{0}^{1}$ 2 |  |  | 0 0 0 0 $\sum_{0}^{\prime}$ $i$ | $\infty$ $0_{1}^{\prime}$ 0 $\sum_{2}^{1}$ $\sum_{0}^{2}$ | 1 $0^{\prime}$ 0 0 $\sum_{0}^{\prime}$ $\sum_{0}$ | 0 0 0 0 $\sum_{0}^{\prime}$ $\sum_{0}$ |  | ${ }_{3}^{\prime}$ 0 0 $\sum_{0}^{1}$ $\sum_{0}$ |  | $N_{1}$ $0^{1}$ $\sum_{1}$ $\sum_{2}$ $\sum$ | - $0^{\prime}$ 0 0 $\sum_{2}^{1}$ $\sum_{2}$ | 0 0 0 0 $\sum_{1}^{1}$ $\vdots$ 2 | 3 |
| 0x12 | CR18 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{\otimes} \\ & \mathscr{Q} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{gathered} m_{1} \\ \underset{\sim}{u} \\ \lambda_{1} \\ \stackrel{y}{3} \end{gathered}$ |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{u} \\ & \underset{\sim}{3} \\ & \stackrel{\rightharpoonup}{s} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  | $\begin{aligned} & m_{1} \\ & \ddot{u}^{u} \\ & \stackrel{1}{\infty_{0}^{\prime}} \\ & \stackrel{1}{1} \end{aligned}$ | $\stackrel{N_{1}^{\prime}}{\substack{\underset{\sim}{u} \\ \underset{\sim}{\infty} \\ \stackrel{\infty}{\prime} \\ \hline}}$ | $\begin{gathered} \Gamma_{1}^{\prime} \\ \stackrel{u}{u} \\ \stackrel{1}{\prime} \\ \stackrel{\infty^{\prime}}{ } \end{gathered}$ |  | 3 |
| 0x13 | CR19 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{U}{0} \\ & \mathbb{D} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & m_{1} \\ & \stackrel{\rightharpoonup}{3} \\ & \underset{\sim}{\prime} \\ & \stackrel{I}{5} \end{aligned}$ | $\left\lvert\, \begin{aligned} & N_{1} \\ & a_{u}^{u} \\ & {\underset{S}{1}}^{O_{1}} \end{aligned}\right.$ |  |  | $\begin{array}{\|l\|l} \underset{\sim}{0} \\ \underset{\sim}{\otimes} \\ \underset{\sim}{0} \\ \underset{\sim}{2} \end{array}$ |  | $\begin{aligned} & o_{1} \\ & \stackrel{3}{3} \\ & \underset{y}{\prime} \\ & \frac{1}{5} \\ & 0 \end{aligned}$ |  |  |  | $\begin{aligned} & n_{1} \\ & \text { 号 } \\ & \underset{y}{\prime} \\ & \stackrel{1}{5} \\ & \end{aligned}$ |  | $\begin{aligned} & m_{1} \\ & \ddot{u}_{3} \\ & >_{1} \\ & \stackrel{1}{5} \end{aligned}$ |  |  | $\left\lvert\, \begin{gathered} 0 \\ 0_{1}^{u} \\ S_{1}^{\prime} \\ 0_{5}^{5} \end{gathered}\right.$ | $\underset{\text { x }}{\gtrless}$ |
| 0x14 | CR20 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \mathbb{N} \\ & \mathbb{Q} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|l} \underset{\sim}{0} \\ \underset{\sim}{0} \\ \underset{\sim}{0} \\ \underset{\sim}{2} \end{array}$ |  |  |  |  |  |  |  | $\begin{aligned} & m_{1} \\ & \stackrel{u}{\underset{~}{>}} \\ & \stackrel{N}{N} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  |  | $\begin{aligned} & 0 \\ & a_{1}^{u} \\ & د_{1} \\ & N^{\prime} \\ & \vdots \\ & 0 \end{aligned}$ | $\underset{\sim}{\lambda}$ |

Table 86. Control register overview (continued)

|  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr. | Reg. | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0x15 | CR21 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0_{1} \\ & \underset{y}{3} \\ & { }_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ |  | $z$ 2 $\sum_{1}$ 0 0 0 $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ | $\begin{aligned} & \infty_{1}^{\prime} \\ & \stackrel{4}{>} \\ & \stackrel{\rightharpoonup}{\stackrel{~}{5}} \\ & 0 \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & \underset{\sim}{S} \\ & S_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  | 3 |
| 0x16 | CR22 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{\otimes} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & m_{1} \\ & \stackrel{3}{3} \\ & \underset{5}{6} \\ & \stackrel{5}{5} \\ & \hline \end{aligned}$ |  |  | $\left\lvert\, \begin{aligned} & 0 \\ & 0_{1} \\ & \underset{3}{3} \\ & \mathbf{N}^{2} \\ & \stackrel{5}{2} \end{aligned}\right.$ |  |  |  |  |  |  | $\begin{aligned} & n_{1} \\ & 1 \\ & \underset{\sim}{3} \\ & 0 \\ & \frac{1}{1} \\ & 5 \\ & 0 \end{aligned}$ |  | $\begin{gathered} m_{1} \\ \ddot{u}_{1} \\ \stackrel{>}{1} \\ 0_{1}^{5} \\ 5 \\ 0 \end{gathered}$ |  |  | $\left\lvert\, \begin{aligned} & 0 \\ & 0_{1} \\ & \underset{3}{u} \\ & 0^{1} \\ & \vdots \\ & 0 \end{aligned}\right.$ | 3 |
| 0x17 | CR23 |  |  | ese | rved |  |  | ¢ | ¢ |  |  |  |  | $\left\lvert\, \begin{aligned} & F_{1} \\ & Q_{1} \\ & \stackrel{x}{w} \end{aligned}\right.$ |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{gathered} r_{1} \\ \varrho_{1} \\ \underset{\sim}{x} \end{gathered}\right.$ |  | $\underset{\text { c }}{\substack{\text { c }}}$ |
| 0x18 | CR24 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{U}{\mathbb{D}} \\ & \underset{\sim}{\mathscr{O}} \\ & \underset{\sim}{2} \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & r_{1} \\ & \frac{\mathbf{r}_{0}}{} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & o_{1} \\ & \frac{\alpha_{1}}{\infty} \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline m_{1} \\ w \\ \sum_{i} \\ \sum_{k} \end{array}$ |  |  | $\begin{array}{\|l\|} u^{\prime} \\ \sum_{\substack{1}}^{n} \end{array}$ | $\begin{aligned} & m_{1} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & N_{1} \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }_{1}^{\prime} \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0_{1} \\ & 1 \end{aligned}\right.$ |  | $\left\lvert\, \begin{aligned} & \text { 아́ } \\ & \underline{1} \end{aligned}\right.$ | $\begin{aligned} & \sigma_{1} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & \underline{1}^{\prime} \end{aligned}$ | $\begin{array}{\|l\|} \hat{o}^{\prime} \end{array}$ | $\begin{aligned} & \varphi_{1} \\ & \underline{1}^{\prime} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathbf{n}^{\prime} \\ & \underline{Q}^{\prime} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \boldsymbol{\sigma}_{1} \\ & \underline{O} \end{aligned}\right.$ | $\begin{aligned} & m_{1} \\ & \underline{Q}^{\prime} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \varrho_{1} \end{aligned}$ | $\left\lvert\, \begin{gathered} r_{1} \\ Q^{\prime} \end{gathered}\right.$ | $\left\lvert\, \begin{aligned} & 0_{1} \\ & \underline{1}^{2} \end{aligned}\right.$ | 3 |
| 0x19 | CR25 |  |  | Rese | rved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |
| 0x1A | CR26 |  |  |  |  |  |  | erv |  |  |  |  |  |  |  | $\begin{aligned} & \sigma_{1} \\ & \underline{\gamma_{0}} \\ & \sum_{n}^{1} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & \frac{x_{0}}{0} \\ & \sum_{n}^{1} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & x_{1}^{\prime} \\ & 0 \\ & \sum_{2}^{\prime} \\ & \underline{0} \end{aligned}$ | $\left\lvert\, \begin{aligned} & n_{1} \\ & \frac{1}{0} \\ & 0 \\ & \sum_{1} \\ & 0 \end{aligned}\right.$ |  | $\begin{aligned} & m_{1} \\ & \frac{1}{\omega} \\ & \sum_{n}^{1} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \mathbf{v}_{1} \\ & \mathbf{N}_{1} \\ & \sum_{1} \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & 0_{1} \\ & \mathbf{x}_{1} \\ & 0 \\ & \sum_{1} \\ & \underline{1}^{2} \end{aligned}\right.$ | 3 |
| 0x1B | CR27 |  |  |  |  |  |  | $\stackrel{\Gamma}{\stackrel{\Gamma}{\text { ® }}}$ |  |  |  | $\stackrel{n}{\stackrel{n}{\sim}}$ |  |  |  |  |  |  |  |  |  |  | $\stackrel{N}{\stackrel{N}{\text { N }}}$ |  |  | $\underset{\text { ¢ }}{ }$ |

Table 86. Control register overview (continued)

|  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr. | Reg. | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - |
| 0x1C | CR28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\sum_{\text {¢ }}$ |
| 0x1D | CR29 |  |  |  | Rese | rved |  |  |  |  |  |  |  |  |  | $\stackrel{\Gamma}{\infty^{\circ}}$ |  |  |  |  |  |  |  |  |  | 3 |
| 0x22 | CR34 |  |  |  |  |  |  |  |  |  |  | serv |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & u_{4}^{u} \\ & 0_{1} \\ & \mathbf{o}^{\prime} \end{aligned}$ | $\underline{\sim}$ | 2 <br> 1 <br> $\vdots$ <br> 3 | $\underset{\text { § }}{\text { ¢ }}$ |
| 0x3F | $\begin{aligned} & \text { Conf } \\ & \text { Reg } \end{aligned}$ | $\begin{aligned} & \frac{0}{U} \\ & \vdots \\ & \vdots \\ & 0 \\ & U_{1} \\ & \vdots \end{aligned}$ |  |  |  | $\begin{aligned} & \underset{I}{X} \\ & \underset{U}{\prime} \\ & \hline \end{aligned}$ | $\sum_{0}$ |  | $Z$ Z O 1 2 0 0 3 3 |  |  |  |  |  |  |  |  | $\begin{aligned} & \underset{\sim}{z} \\ & \mathbf{u}_{1} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  | D 0 0 0 0 0 $\boxed{0}$ |  | $\frac{\mathbb{O}}{\frac{\mathcal{X}}{\mathscr{X}}}$ | $\sum_{\grave{y}}$ |

Note: $\quad$ All reserved bits (RES) are read-only ( $R$ ) and will be read as '0'. Writing ' 1 ' to a reserved bit is ignored and does not cause an SPI error.

### 7.3 Status register overview

Table 87. Status register overview

|  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 场 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr. | Reg. | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0x31 | SR1 | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{\otimes} \\ & \underset{\sim}{2} \end{aligned}$ |  | $\begin{aligned} & \text { O} \\ & \stackrel{\rightharpoonup}{ \pm} \\ & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{\otimes}{\otimes} \\ & \hline \end{aligned}$ |  |  |  |  |  | $\frac{3}{5}$ |  | $\stackrel{r}{\stackrel{\rightharpoonup}{\prime}}$ |  | $\begin{aligned} & m_{1} \\ & \underset{z}{z} \\ & { }_{1} \\ & \underset{\sim}{4} \\ & \stackrel{1}{0} \\ & 3 \end{aligned}$ | $N$ $\stackrel{N}{2}$ $\vdots$ $\stackrel{1}{2}$ $\stackrel{1}{4}$ $\vdots$ 3 | $\begin{aligned} & \stackrel{r}{\prime} \\ & \stackrel{\rightharpoonup}{3} \\ & \stackrel{1}{\prime} \\ & \stackrel{\rightharpoonup}{4} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  |  |  | $\stackrel{\underset{\sim}{\circ}}{\substack{\circ}}$ | $\stackrel{\rightharpoonup}{\stackrel{\rightharpoonup}{\infty}}$ |  |  | $\begin{aligned} & \frac{1}{2} \\ & \stackrel{1}{4} \\ & \stackrel{1}{3} \end{aligned}$ | $\begin{aligned} & \stackrel{\sim}{0} \\ & \mathrm{~N} \end{aligned}$ | R |
| 0x32 | SR2 |  |  | $\left\lvert\, \begin{aligned} & \underset{\sim}{u} \\ & \underset{\sim}{w} \\ & \sum_{1} \\ & \underset{\sim}{w} \\ & \underset{\sim}{2} \\ & \underset{J}{z} \end{aligned}\right.$ |  |  |  |  |  |  |  | $\begin{aligned} & N \\ & N \\ & \mathcal{N}^{\prime} \\ & \sum_{0}^{0} \\ & \sum_{0} \end{aligned}$ | $\begin{aligned} & \bar{\omega} \\ & z_{1} \\ & \sum_{0}^{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & \sum_{0}^{0} \\ & \sum_{1} \\ & \underline{Z} \\ & \bar{\omega} \\ & \bar{\omega} \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & 3 \\ & 0 \\ & \frac{3}{0} \\ & 0 \end{aligned}\right.$ | $\gtreqless$ | $\begin{aligned} & 0 \\ & N \\ & N \end{aligned}$ |  | $\frac{\stackrel{1}{\sqrt{4}}}{\stackrel{1}{5}}$ |  |  | $\begin{aligned} & 3 \\ & \vdots \\ & 0 \\ & \underset{\sim}{\sim} \\ & \underset{\sim}{0} \\ & > \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{O}_{1} \\ & \mathrm{O}^{\prime} \end{aligned}$ | $\begin{aligned} & 3 \\ & y^{\prime} \end{aligned}$ | R |
| 0x33 | SR3 |  |  |  |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{gathered} x_{1} \\ I_{1} \\ 0_{1} \\ 0_{1} \\ \stackrel{\rightharpoonup}{2} \end{gathered}\right.$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & o \\ & \stackrel{1}{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ 0_{1} \\ \stackrel{\rightharpoonup}{5} \\ 0 \end{gathered}$ | $\begin{aligned} & 0_{1} \\ & O_{1} \\ & N^{5} \\ & \vdots \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & O_{1} \\ & \stackrel{m}{I} \\ & \vdots \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & J \\ & \underset{J}{I} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \frac{10}{1} \\ & 5 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \underset{N}{N} \\ & N \\ & \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \stackrel{1}{5} \\ & \underset{y}{n} \end{aligned}$ | R |
| 0x34 | SR4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{gathered} 0 \\ O_{1} \\ J_{u} \end{gathered}\right.$ | R |
| 0x35 | SR5 |  |  | $\begin{aligned} & \hline \mathrm{O}_{1} \\ & 0^{\prime} \\ & \mathrm{I}_{1} \\ & \mathrm{I}^{\prime} \\ & \mathrm{O} \\ & \hline \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \hline 0^{\prime} \\ & 0^{\prime} \\ & \frac{1}{1} \\ & 5 \\ & 5 \\ & \hline \end{aligned}$ |  |  | $$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \hat{\prime} \\ & \mathrm{o} \end{aligned}$ | $\begin{aligned} & 0^{\prime} \\ & \infty^{\prime} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & { }_{\prime}^{\prime} \\ & \stackrel{\rightharpoonup}{3} \end{aligned}$ |  | $\begin{aligned} & 0_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \stackrel{1}{1} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \mathbf{m}_{1} \\ & \stackrel{\rightharpoonup}{7} \end{aligned}$ |  | $\begin{aligned} & \mathbf{O}_{1} \\ & \frac{10}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & 0^{\prime} \\ & 1 \\ & \vdots \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \mathrm{I}_{1} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & U_{u}^{\prime} \\ & \hline \end{aligned}$ | R |

Table 87. Status register overview


### 7.4 Control registers

### 7.4.1 Control Register CR1 (0x01)

Table 88. Control Register CR1


1. Either LIN or CAN must be enabled as wake-up source. Setting both bits 12 and 13 to ' 0 ' is an invalid setting. In this case, both bits will be set to '1' (wake-up enabled; default) and the SPI Error Bit (SPIE) in the Global Status Byte will be set.

Table 89. CR1 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | Reserved | - |
| 22 | WU_EN | Wake-up Input 1 (WU) enable ${ }^{(1)}$ <br> 0 : WU disabled <br> 1: WU enabled (default) |
| 21 | Reserved | - |
| 20 | WU_PU | Wake-up Input1 Pull-up/down configuration: configuration of internal current source ${ }^{(1)}$ <br> 0 : pull-down (default) <br> 1: pull-up |
| 19 |  |  |
| 18 | Reserved | - |
| 17 | WU_FILT_1 | Wake-up Input1 Filter configuration Bits: configuration of input filter ${ }^{(1)}$ |
| 16 | WU_FILT_0 | See Table 90: Wake-up input1 filter configuration |
| 15 | TIMER_NINT_WAKE_SEL | Select Timer for NINT / Wake: select timer for periodic interrupt in standby modes <br> 0 : Timer 2 (default) <br> 1: Timer 1 |

Table 89. CR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 14 | TIMER_NINT_EN | Timer NINT enable: enable timer interrupt in standby modes <br> 0 : timer interrupt disabled (default) <br> 1: timer interrupt enabled <br> V1_standby mode: periodic NINT pulse generated by timer (NINT pulse at start of timer on-phase) <br> Vbat_standby mode: device wakes up after timer expiration and generates NReset |
| 13 | LIN_WU_EN ${ }^{(2)}$ | LIN Wake-up enable: enable wake-up by LIN ${ }^{(3)}$ <br> 0 : disabled <br> 1: enabled (default) |
| 12 | CAN_WU_EN ${ }^{(2)}$ | CAN Wake-up enable: enable wake-up by CAN ${ }^{(4)}$ <br> 0 : disabled <br> 1: enabled (default) |
| 11 | CANTO_IRQ_EN | CANTO Interrupt enable: enables interrupt signal in case of CAN timeout <br> 0 : CAN TO interrupt disabled <br> 1: CAN TO interrupt enabled (default) |
| 10 | CAN_RXEN | CAN transceiver configuration |
| 9 | CAN_TXEN | See Table 91: CAN transceiver mode |
| 8 | CAN_Go_TRX_RDY | CAN Transceiver transition into TRX READY mode. <br> 0: CAN transceiver in TRX BIAS mode (default) <br> 1: CAN transceiver is sent into TRX READY mode <br> At Exit from TRX READY mode, this bit is set to '0' automatically. <br> CAN Flash mode: CAN Go TRX RDY is set to '1' automatically <br> After power-on, this bit should be set to '0' and a clear command should be sent to status registers. |
| 7 | SWEN | CAN Selective Wake-up enable: enable selective wake-up for CAN ${ }^{(5)}$ <br> 0 : No Selective Wakeup (default) <br> 1: Selective Wakeup enabled |
| 6 | HEN | Enable H-bridge <br> 0 : H -bridge disabled (default) <br> 1: H -bridge enabled <br> Refer to chapter H -bridge Control for details |
| 5 | V2_1 | Voltage Regulator V2 Configuration |
| 4 | V2_0 | See Table 92: Voltage regulator V2 configuration |

Table 89. CR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 3 | PARITY | PARITY: Standby Command Parity Bit <br> STBY SEL: Select Standby mode <br> GO_STBY: Execute transition into Standby mode <br> The STBY_SEL and GO_STBY bits are protected by a parity check. <br> The bits STBY_SEL, GO_STBY and PARITY must represent an even <br> number of '1', otherwise the command is ignored and the SPI_INV_CMD bit <br> is set. <br> Table 93: Standby transition configuration shows the valid settings. <br> All other settings are invalid; command will be ignored and SPI_INV_CMD <br> will be set. The GO_STBY bit is not cleared automatically after wake-up. |
| 1 | STBY_SEL | GO_STBY |
| 0 | Watchdog Trigger Bit |  |

1. Setting is only valid if input is configured as wake-up input in Configuration Register ( $0 \times 3 \mathrm{~F}$ ).
2. Either LIN or CAN must be enabled as wake-up source. Setting both bits 12 and 13 to ' 0 ' is an invalid setting. All wake-up sources will be configured according to default setting; SPI Error Bit (SPIE) in Global Status Byte will be set.
3. The wake-up behavior is configurable in the Configuration Register (0x3F).
4. Wake-up occurs at a wake -up event according to ISO 11898-5:2007 (default) Wake-up according ISO 11898-6:2013 (selective wake-up) is configurable (refer to chapter High Speed CAN Bus Transceiver).
5. A dedicated procedure must be followed to set SWEN (CR 1$)=1$ (refer to chapter High Speed CAN Bus Transceiver).

Table 90. Wake-up input1 filter configuration

| WU_FILT_1 | WU_FILT_0 |  |
| :---: | :---: | :--- |
| 0 | 0 | Wake-up inputs monitored in static mode (filter time twu_stat) (default) |
| 0 | 1 | Wake- up inputs monitored in cyclic mode with Timer2 (filter time: <br> t wU_cyc $^{2}$ blanking time $80 \%$ of timer ON time) |
| 1 | 0 | Wake- up inputs monitored in cyclic mode with Timer1 (filter time: <br> twU_cyc; blanking time $80 \%$ of timer ON time) |
| 1 | 1 | Invalid setting; command will be ignored and SPI INV CMD will be set |

Table 91. CAN transceiver mode

| CAN_RXEN | CAN_TXEN |  |
| :---: | :---: | :--- |
| 0 | x | TRX Standby: Receiver disabled, Transmitter disabled |
| 0 | x |  |
| 1 | 0 | TRX Listen: Receiver enabled, Transmitter disabled |
| 1 | 1 | TRX Normal ${ }^{(1)}:$ Receiver enabled, Transmitter enabled |

1. CAN Flash mode: TRX Normal Mode functionality is configured automatically but SPI registers are not updated.

Table 92. Voltage regulator V2 configuration

| V2_1 | V2_0 |  |
| :---: | :---: | :--- |
| 0 | 0 | V2 OFF in all modes (default) |
| 0 | 1 | V2 ON in Active mode; OFF in Standby modes |
| 1 | 0 | V2 ON in Active and V1_standby mode; OFF in Vbat_standby mode |
| 1 | 1 | V2 ON in all modes ${ }^{(1)}$ |

1. This configuration will not be taken into account if CAN_SUP_5V2_EN = 1 .

Table 93. Standby transition configuration

| PARITY | STBY_SEL | GO_STBY |  |
| :---: | :---: | :---: | :--- |
| 0 | 1 | 1 | Go to V1 standby |
| 1 | 0 | 1 | Go to Vbat_standby |
| 0 | 0 | 0 | No transition to standby |
| 1 | 1 | 0 |  |

### 7.4.2 Control Register CR2 (0x02)

Table 94. Control Register CR2

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 1 | 1 |  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \stackrel{\rightharpoonup}{\alpha} \\ & \stackrel{\rightharpoonup}{k} \\ & \underset{\sim}{\underset{\sim}{r}} \\ & \stackrel{\rightharpoonup}{\prime} \end{aligned}$ | $\begin{aligned} & \frac{\Upsilon}{\bar{O}} \\ & \stackrel{I}{F} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & Z_{1} \\ & { }_{\mathbf{I}} \end{aligned}$ |  | $\begin{aligned} & 0_{1} \\ & z_{1} \\ & 0_{1} \\ & \bar{r} \end{aligned}$ |  |  |  |  | $\stackrel{\Upsilon}{\square}$ |  |  |  | $\begin{aligned} & O_{1} \\ & Z_{1} \\ & \mathbb{N}_{1} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \stackrel{\sim}{\underset{W}{w}} \\ & \underset{\sim}{N} \end{aligned}$ |  |  |  |  |  | $\left\lvert\, \begin{aligned} & \text { Z } \\ & z_{\mathbf{a}}^{\prime} \\ & z_{1}^{\prime} \end{aligned}\right.$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\prime} \\ & \underset{\sim}{w} \\ & \underset{\sim}{w} \\ & \underset{\sim}{\prime} \end{aligned}$ | $\begin{aligned} & o \\ & \underset{\sim}{w} \\ & \underset{\sim}{w} \\ & \underset{\sim}{\prime} \\ & 5 \end{aligned}$ |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 95. CR2 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | T1_RESTART | Timer 1 Restart: Restart of Timer 1 <br> 0: timer is running with period and on-time according to configuration (default) <br> 1: restart of timer at CSN low to high transition; starting with ON phase ${ }^{(1)}$ <br> Bit is automatically reset with next SPI frame. |
| 22 | T1_DIR1 | T1_DIR1: Timer 1 Direct Drive by DIR1 |
| 21 | T1_ON_2 |  |
| Configuration of Timer 1 on-time, for details see Table 96 and Figure 60 |  |  |
| 20 | T1_ON_1 | C1_ON_0 |
| 19 | T1 |  |

Table 95. CR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 18 | T1_PER_2 | Configuration of Timer 1 Period 000: T1 (default) |
| 17 | T1_PER_1 |  |
|  |  | 010: T3 |
|  |  | 011: T4 |
| 16 | T1_PER_0 | 100: T5 |
|  |  | 101: T6 |
|  |  | 110: T7 |
|  |  | 111: T8 |
| 15 | T2_RESTART | Timer 2 Restart: restart of timer 2 <br> 0 : timer is running with period and on-time according to configuration (default) <br> 1: restart of timer at CSN low to high transition; starting with ON phase ${ }^{(1)}$ Bit is automatically reset with next SPI frame. |
| 14 | T2_DIR1 |  |
| 13 | T2_ON_2 | T2_ON_x: Timer 2 On-Time Bits |
| 12 | T2_ON_1 | Configuration of Timer 2 on-time, for details see Table 96 and Figure 60 |
| 11 | T2_ON_0 |  |
| 10 | T2_PER_2 | Configuration of Timer 2 Period |
| 9 | T2_PER_1 | 000: T1 (default) |
|  |  | 010: T3 |
|  |  | 011: T4 |
| 8 | T2_PER_0 | 100: T5 |
|  |  | 101: T6 |
|  |  | 110: T7 |
|  |  | 111: T8 |
| 7 | LIN_REC_ONLY | LIN Transceiver Receive Only mode <br> 0 : LIN receive only mode disabled (default) <br> 1: LIN receive only mode enabled |
| 6 | LIN_TXD_TOUT_EN | LIN TxD Timeout Enable <br> 0 : LIN TxD timeout detection disabled <br> 1: LIN TxD timeout detection enabled (default) |
| 5 | CAN_LOOP_EN | CAN Loop Enable: CAN Looping of TxDC to RxDC <br> 0 : CAN looping disabled (default) <br> 1: CAN looping enabled |

Table 95. CR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 4 | PNW_EN | CAN Pretented Networking mode <br> A WUP leads to transition into TRX Bias mode and an interrupt is generated. <br> 0: pretended networking disabled (default) <br> 1: pretended networking enabled <br> This bit can only be set to '1' if: <br> SWEN = 0 (selective wake-up disabled) <br> CAN RXEN = 1 <br> The bit is automatically reset to '0' if selective wake-up is enabled (SWEN = 1) <br> device enters Vbat_standby mode |
| 2 | V1_RESET_0 | V1_RESET_1 <br> Voltage Regulator V1 Reset Threshold <br> 00: Vrt4 (default) <br> 01: Vrt3 <br> 10: Vrt2 <br> 11: Vrt1 <br> thresholds are monitored in Active mode and V1_standby mode |
| 1 | WD_TIME_1 | Watchdog Trigger Time <br> 00: TSW1 (default) |
| 0 | WD_TIME_0 | 01: TSW2 <br> 10: TSW3 <br> 11: TSW4 <br> Writing to WD_TIME_x is blocked unless WD CONFIG EN = 1. <br> The modified WD Trigger Time is valid immediately after the Write command (CSN <br> transition low-high). <br> The watchdog timer is reset when the trigger time is modified (restart at CSN <br> transition low-high). |
|  |  |  |

1. Timer restart behavior:

Write to CR2 when Tx_ON_x and Tx_PERx remain unchanged:
Tx_RESTART = 1: timèrs restart at end of SPI frame, starting with ON time
Tx_RESTART $=0$ : write operation to CR2 has no effect on timers
Write to CR2 when Tx ON x and Tx PERx are modified
Tx_RESTART = 1: timers restart at end of SPI frame, starting with ON time and according to new setting (ON time and period)
Tx_RESTART = 0 : behavior is not defined; if a predictable behavior is needed, it is recommended to set Tx_RESTART = 1

Table 96. Configuration of Timer $x$ on-time

| Tx_DIR1 | Tx_ON_2 | Tx_ON_1 | Tx_ON_0 |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | ton1 (default) |
| 0 | 0 | 0 | 1 | ton2 |
| 0 | 0 | 1 | 0 | ton3 |
| 0 | 0 | 1 | 1 | ton4 |
| 0 | 1 | 0 | 0 | ton5 |
| 0 | 1 | 0 | 1 | Invalid setting; command will be ignored and SPI |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |

Table 96. Configuration of Timer $x$ on-time (continued)

| Tx_DIR1 | Tx_ON_2 | Tx_ON_1 | Tx_ON_0 |  |
| :---: | :---: | :---: | :---: | :--- |
| $1^{(1)}$ | 0 | 0 | 0 | ton1 controlled by DIR1 input signal (logical AND) |
| $1^{(1)}$ | 0 | 0 | 1 | ton2 controlled by DIR1 input signal (logical AND) |
| $1^{(1)}$ | 0 | 1 | 0 | ton3 controlled by DIR1 input signal (logical AND) |
| $1^{(1)}$ | 0 | 1 | 1 | ton4 controlled by DIR1 input signal (logical AND) |
| $1^{(1)}$ | 1 | 0 | 0 | ton5 controlled by DIR1 input signal (logical AND) |
| $1^{(1)}$ | 1 | 0 | 1 | Invalid setting; command will be ignored and SPI |
| $1^{(1)}$ | 1 | 1 | 0 |  |
| $1^{(1)}$ | 1 | 1 | 1 |  |

1. Tx_DIR1 = 1 is only valid for OUT7-OUT15 and OUT_HS control; the DIR1 signal has no influence for WU monitoring if WU is monitored by timer.

Figure 60. Timer_x controlled by DIR1


### 7.4.3 Control Register CR3 (0x03)

Table 97. Control Register CR3

|  | 23 | 22 | 21 | 20 | 19 | 9 | 18 | 17 |  | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 98. CR3 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | VSREG_LOCK_EN | $\mathrm{V}_{\text {SREG }}$ lockout enable: Lockout of $\mathrm{V}_{\text {SREG }}$ related outputs after $\mathrm{V}_{\text {SREG }}$ overvoltage/ undervoltage shutdown <br> 0 : $V_{\text {SREG }}$ related Outputs are turned on automatically and status bits (VSREG_UV, VSREG_OV) are cleared <br> 1: $V_{\text {SREG }}$ related Outputs remain turned off until status bits (VSREG_UV, VSREG_OV) are cleared (default) <br> Lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions |
| 22 | VS_LOCK_EN | $\mathrm{V}_{\mathrm{S}}$ lockout enable: Lockout of $\mathrm{V}_{\mathrm{S}}$ related outputs after $\mathrm{V}_{\mathrm{S}}$ over/undervoltage shutdown <br> 0 : $\mathrm{V}_{\mathrm{S}}$ related Outputs are turned on automatically and status bits (VS_UV, VS_OV) are cleared <br> 1: $\mathrm{V}_{\mathrm{S}}$ related Outputs remain turned off until status bits (VS_UV, VS_OV) are cleared (default) <br> Lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions |
| 21 | VSREG_OV_SD_EN | $V_{\text {SREG }}$ overvoltage shutdown enable: shutdown of $V_{\text {SREG }}$ related outputs in case of $V_{\text {SREG }}$ overvoltage <br> 0 : no shutdown of $\mathrm{V}_{\text {SREG }}$ related outputs in case of $\mathrm{V}_{\text {SREG }}$ overvoltage <br> 1: shutdown of $\mathrm{V}_{\text {SREG }}$ related outputs in case of $\mathrm{V}_{\text {SREG }}$ overvoltage (default) |
| 20 | VSREG_UV_SD_EN | $V_{\text {SREG }}$ undervoltage shutdown enable: shutdown of $V_{\text {SREG }}$ related outputs in case of $\mathrm{V}_{\text {SREG }}$ undervoltage <br> 0 : no shutdown of $\mathrm{V}_{\text {SREG }}$ related outputs in case of $\mathrm{V}_{\text {SREG }}$ undervoltage 1: shutdown of $\mathrm{V}_{\text {SREG }}$ related outputs in case of $\mathrm{V}_{\text {SREG }}$ undervoltage (default) In case of V1 undervoltage due to VSREG_UV, the device enters Fail-Safe mode and the outputs are turned off |
| 19 | VS_OV_SD_EN | $\mathrm{V}_{\mathrm{S}}$ overvoltage shutdown enable: shutdown of $\mathrm{V}_{\mathrm{S}}$ related outputs in case of $\mathrm{V}_{\mathrm{S}}$ overvoltage <br> 0 : no shutdown of $\mathrm{V}_{\mathrm{S}}$ related outputs in case of $\mathrm{V}_{\mathrm{S}}$ overvoltage if charge pump output voltage is still sufficient (until CPLOW threshold is reached) <br> 1: shutdown of $\mathrm{V}_{\mathrm{S}}$ related outputs in case of $\mathrm{V}_{\mathrm{S}}$ overvoltage (default) |
| 18 | VS_UV_SD_EN | $\mathrm{V}_{\mathrm{S}}$ undervoltage shutdown enable: shutdown of $\mathrm{V}_{\mathrm{S}}$ related outputs in case of $\mathrm{V}_{\mathrm{S}}$ undervoltage <br> 0 : no shutdown $V_{S}$ related of outputs in case of $V_{S}$ undervoltage <br> 1: shutdown of $\mathrm{V}_{\mathrm{S}}$ related outputs in case of $\mathrm{V}_{\mathrm{S}}$ undervoltage (default) <br> In case of V1 undervoltage due to VS_UV, the device enters Fail-Safe mode and the outputs are turned off |
| 17:10 | Reserved | Reserved |

Table 98. CR3 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | VSREG_EW_TH_9 | $V_{\text {SREG }}$ early warning threshold. <br> At $V_{\text {SREG }}<$ VSREG_EW_TH, an interrupt is generated at NINT and status bit VSREG_EW in SR2 is set (in Active mode) 0000000000: 0 V (default) feature deactivated |
| 8 | VSREG_EW_TH_8 |  |
| 7 | VSREG_EW_TH_7 |  |
| 6 | VSREG_EW_TH_6 |  |
| 5 | VSREG_EW_TH_5 |  |
| 4 | VSREG_EW_TH_4 |  |
| 3 | VSREG_EW_TH_3 |  |
| 2 | VSREG_EW_TH_2 |  |
| 1 | VSREG_EW_TH_1 |  |
| 0 | VSREG_EW_TH_0 |  |

### 7.4.4 Control Register CR4 (0x04)

Table 99. Control Register CR4

|  | 23 | 22 | 21 | 20 | 19 | 18 |  | 7 | 16 | 15 |  | 4 | 13 | 12 | 11 | 10 |  | 9 | 8 | 7 |  |  | 5 | 4 | 3 |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | $\begin{aligned} & \hline \boldsymbol{N} \\ & \mathbf{N}_{1} \\ & \bar{F}_{0} \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{\infty}{1} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \infty \\ & \underset{1}{1} \\ & \stackrel{N}{0} \end{aligned}$ | $\begin{aligned} & \underset{\sim}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\begin{aligned} & \hline \frac{\infty}{1} \\ & \stackrel{1}{5} \\ & \stackrel{3}{3} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \bar{\infty} \\ & \stackrel{1}{1}^{\prime} \end{aligned}$ |  |  |  | $\begin{aligned} & \frac{\infty}{1} \\ & \frac{1}{5} \\ & \frac{1}{2} \end{aligned}$ | $\begin{aligned} & 0 \\ & 9 \\ & 5 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { D} \\ & \stackrel{\otimes}{\otimes} \\ & \stackrel{0}{0} \\ & \text { or } \end{aligned}$ |  |  | $\begin{aligned} & \hline \frac{\omega}{1} \\ & \stackrel{1}{6} \\ & \stackrel{3}{2} \end{aligned}$ | 0 <br>  <br> 0 <br> 0 <br> 0 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 100. CR4 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 22$ | Reserved | Reserved |
| 21 | OUT1_HS | OUT1 High-Side Driver control <br> 0: OUT1_HS is turned off (default) <br> 1: OUT1_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side <br> drivers of the half-bridge OUT1 are switched on simultaneously. |
| 20 | OUT1_LS | OUT1 Low-Side Driver control <br> 0: OUT1_LS is turned off (default) <br> 1: OUT1_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side <br> drivers of the half-bridge OUT1 are switched on simultaneously. |
| $19: 18$ | Reserved | Reserved |

Table 100. CR4 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 17 | OUT2_HS | OUT2 High-Side Driver control <br> 0: OUT2_HS is turned off (default) <br> 1: OUT2_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT2 are switched on simultaneously. |
| 16 | OUT2_LS | OUT2 Low-Side Driver control <br> 0: OUT2_LS is turned off (default) <br> 1: OUT2_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT2 are switched on simultaneously. |
| 15:14 | Reserved | Reserved |
| 13 | OUT3_HS | OUT3 High-Side Driver control <br> 0: OUT3_HS is turned off (default) <br> 1: OUT3_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT3 are switched on simultaneously. |
| 12 | OUT3_LS | OUT3 Low-Side Driver control <br> 0: OUT3_LS is turned off (default) <br> 1: OUT3_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT3 are switched on simultaneously. |
| 11:10 | Resrved | Reserved |
| 9 | OUT4_HS | OUT4 High-Side Driver control <br> 0: OUT4_HS is turned off (default) <br> 1: OUT4_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT4 are switched on simultaneously. |
| 8 | OUT4_LS | OUT4 Low-Side Driver control <br> 0: OUT4_LS is turned off (default) <br> 1: OUT4_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT4 are switched on simultaneously. |
| 7:6 | Reserved | Reserved |
| 5 | OUT5_HS | OUT5 High-Side Driver control <br> 0: OUT5_HS is turned off (default) <br> 1: OUT5_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT5 are switched on simultaneously. |
| 4 | OUT5_LS | OUT5 Low-side Driver control <br> 0: OUT5_LS is turned off (default) <br> 1: OUT5_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT5 are switched on simultaneously. |

Table 100. CR4 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| $3: 2$ | Reserved | Reserved |
| 1 | OUT6_HS | OUT6 High-side Driver control <br> 0: OUT6_HS is turned off (default) <br> 1: OUT6_HS is turned on <br> An internal cross-current protection prevents, that both the low-side and high-side <br> drivers of the half-bridge OUT6 are switched on simultaneously. |
| 0 | OUT6_LS | OUT6 Low-side Driver control <br> 0: OUT6_LS is turned off (default) <br> 1: OUT6_LS is turned on <br> An internal cross-current protection prevents, that both the low-side and high-side <br> drivers of the half-bridge OUT6 are switched on simultaneously. |

### 7.4.5 Control Register CR5 (0x05)

Table 101. Control Register CR5

|  | 23 | 22 | 21 | 20 | 19 | 18 | 1 |  | 16 | 15 | 1 |  | 3 | 12 | 11 | 10 |  | 9 | 8 |  |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\stackrel{m_{1}^{\prime}}{\stackrel{1}{0}}$ | $\begin{aligned} & N_{1} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\stackrel{\rightharpoonup}{\stackrel{\rightharpoonup}{7}}$ | $\begin{aligned} & 0 \\ & \frac{1}{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & \stackrel{\infty}{\circ} \\ & \stackrel{0}{1} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \infty \\ & 5 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & 0, \\ & \infty^{\prime} \\ & 0 \end{aligned}$ |  |  |  |  |  | $\begin{array}{\|l} m_{1} \\ 0_{1} \\ \dot{r} \end{array}$ |  |  | $\begin{aligned} & \bar{r}_{1} \\ & \stackrel{\rightharpoonup}{5}^{2} \\ & 0 \end{aligned}$ | 0 <br> $\stackrel{0}{5}$ <br> $\stackrel{0}{5}$ | $\begin{aligned} & \underset{\sim}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \underset{\otimes}{\otimes} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  | フ | $\begin{aligned} & m_{1} \\ & \omega_{1} \\ & \vdots \\ & \vdots \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \mathbf{N}^{1} \\ & \stackrel{1}{5} \end{aligned}$ |  | $\begin{aligned} & \hline 0_{1} \\ & \frac{0}{5} \\ & \stackrel{1}{5} \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 102. CR5 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT7_3 | OUT7 Configuration Bits: High-Side Driver OUT7 Configuration For OUT7 bits configuration see Table 103: OUTx Configuration bits |
| 22 | OUT7_2 |  |
| 21 | OUT7_1 |  |
| 20 | OUT7_0 |  |
| 19 | OUT8_3 | OUT8 Configuration Bits: High-Side Driver OUT8 Configuration For OUT8 bits configuration see Table 103: OUTx Configuration bits |
| 18 | OUT8_2 |  |
| 17 | OUT8_1 |  |
| 16 | OUT8_0 |  |
| 15:12 | Reserved | - |
| 11 | OUT10_3 | OUT10 Configuration Bits: High-Side Driver OUT10 Configuration For OUT10 bits configuration see Table 103: OUTx Configuration bits |
| 10 | OUT10_2 |  |
| 9 | OUT10_1 |  |
| 8 | OUT10_0 |  |

Table 102. CR5 signals description (continued)

| Bit | Name | Description |  |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
| $7: 5$ | Reserved | - |  |  |  |
| 4 | GH | Gate Heater Control: Control of gate driver for external heater MOSFET <br> 0: GH_heater is turned off (default) <br> 1: GH_heater is turned on |  |  |  |
| 3 | OUTHS_3 |  |  |  |  |
| 2 | OUTHS_2 | OUTHS Configuration Bits: High-side Driver OUTHS Configuration |  |  |  |
| 1 | OUTHS_1 | For OUTHS bits configuration see Table 103: OUTx Configuration bits |  |  |  |
| 0 | OUTHS_0 |  |  |  |  |

Table 103. OUTx Configuration bits

| OUTx_3 | OUTx_2 | OUTx_1 | OUTx_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Off (default) |
| 0 | 0 | 0 | 1 | On |
| 0 | 0 | 1 | 0 | Timer1 |
| 0 | 0 | 1 | 1 | Timer2 |
| 0 | 1 | 0 | 0 | PWM1 |
| 0 | 1 | 0 | 1 | PWM2 |
| 0 | 1 | 1 | 0 | PWM3 |
| 0 | 1 | 1 | 1 | PWM4 |
| 1 | 0 | 0 | 0 | PWM5 |
| 1 | 0 | 0 | 1 | PWM6 |
| 1 | 0 | 1 | 0 | PWM7 |
| 1 | 0 | 1 | 1 | PWM8 |
| 1 | 1 | 0 | 0 | PWM9 |
| 1 | 1 | 0 | 1 | PWM10 |
| 1 | 1 | 1 | 0 | DIR1 |
| 1 | 1 | 1 | 1 | DIR2 |

### 7.4.6 Control Register CR6 (0x06)

Table 104. Control Register CR6

|  | 23 | 22 | 21 | 20 | 19 | 18 | 1 |  | 16 | 15 | 14 |  |  | 2 | 11 | 10 |  | 9 | 8 | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & m_{1} \\ & o^{\prime} \\ & 0 \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \stackrel{\circ}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{1}{3} \\ & 0 \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $0$ | $\overline{\mathrm{O}}$ |  | $\begin{aligned} & { }_{0}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{m}_{1} \\ & \stackrel{1}{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\overline{0}$ |  |  | $\begin{gathered} 0_{1} \\ N_{1} \\ \stackrel{y}{2} \\ 0 \end{gathered}$ | $\begin{aligned} & m_{1} \\ & \stackrel{m}{1}^{5} \\ & \stackrel{1}{2} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \frac{m}{5} \\ & 0 \end{aligned}$ |  | $\begin{gathered} r^{\prime} \\ \frac{2}{5} \\ 0 \end{gathered}$ | $\begin{aligned} & \stackrel{O}{1}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $0$ |  |  | $\begin{aligned} & \Gamma_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0_{1}^{\prime} \\ & \frac{1}{5} \\ & \vdots \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \stackrel{10}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline N_{1} \\ & \stackrel{n^{\prime}}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & \Gamma_{1}^{\prime} \\ & \stackrel{\circ}{5} \\ & 0 \end{aligned}$ | 0 0 $10^{1}$ 5 0 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 105. CR6 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT9_3 | OUT9 Configuration Bits: High-Side Driver OUT9 Configuration For OUT9 bits configuration see Table 103: OUTx Configuration bits |
| 22 | OUT9_2 |  |
| 21 | OUT9_1 |  |
| 20 | OUT9_0 |  |
| 19 | OUT11_3 | OUT11 Configuration Bits: High-Side Driver OUT11 Configuration For OUT11 bits configuration see Table 103: OUTx Configuration bits |
| 18 | OUT11_2 |  |
| 17 | OUT11_1 |  |
| 16 | OUT11_0 |  |
| 15 | OUT12_3 | OUT12 Configuration Bits: High-Side Driver OUT12 Configuration For OUT12 bits configuration see Table 103: OUTx Configuration bits |
| 14 | OUT12_2 |  |
| 13 | OUT12_1 |  |
| 12 | OUT12_0 |  |
| 11 | OUT13_3 | OUT13 Configuration Bits: High-Side Driver OUT13 Configuration For OUT13 bits configuration see Table 103: OUTx Configuration bits |
| 10 | OUT13_2 |  |
| 9 | OUT13_1 |  |
| 8 | OUT13_0 |  |
| 7 | OUT14_3 | OUT14 Configuration Bits: High-Side Driver OUT14 Configuration For OUT14 bits configuration see Table 103: OUTx Configuration bits |
| 6 | OUT14_2 |  |
| 5 | OUT14_1 |  |
| 4 | OUT14_0 |  |
| 3 | OUT15_3 | OUT15 Configuration Bits: High-side Driver OUT15 Configuration For OUT15 bits configuration see Table 103: OUTx Configuration bits |
| 2 | OUT15_2 |  |
| 1 | OUT15_1 |  |
| 0 | OUT15_0 |  |

### 7.4.7 Control Register CR7 (0x07)

Table 106. Control Register CR7

|  | 23 | 22 | 21 | 20 | 19 |  | 8 | 17 | 16 | 15 |  |  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \text { 응 } \\ & \mathrm{O}^{\prime} \\ & \text { } \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 등 } \\ & 0 \\ & \stackrel{1}{\circ} \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 등 } \\ & 0 \\ & \stackrel{\prime}{5} \\ & 0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \stackrel{\sim}{0} \\ & 0^{\prime} \\ & \infty^{\prime} \\ & 0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \Gamma_{\prime}^{\prime} \\ & {\underset{O}{1}}_{\prime}^{\prime} \\ & \underline{m}^{\prime} \end{aligned}$ | $\begin{aligned} & O_{1}^{\prime} \\ & z_{1}^{\prime} \\ & \mathfrak{o}^{\prime} \end{aligned}$ | $\begin{aligned} & { }_{\mathrm{Z}}^{1} \\ & \mathrm{O} \\ & \vdash \\ & \text { © } \end{aligned}$ |  |  | $\begin{aligned} & \overline{0} \\ & 0 \\ & \stackrel{6}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 10 \\ & 5 \\ & 0 \end{aligned}$ | $\sum_{u}^{\sum_{1}}$ |  | $\begin{aligned} & m_{1} \\ & \mu_{1} \\ & \sum_{1} \end{aligned}$ | $\left\lvert\, \begin{aligned} & N_{1} \\ & 山_{n} \\ & \sum_{1} \end{aligned}\right.$ | $\begin{aligned} & \Gamma_{1} \\ & \vec{\omega}^{\prime} \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & 山_{\infty} \\ & \sum_{0}^{1} \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 107. CR7 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_OCR | Overcurrent recovery for OUTx <br> 0 : overcurrent recovery is turned off (default) <br> 1: overcurrent recovery is turned on |
| 22 | OUT2_OCR |  |
| 21 | OUT3_OCR |  |
| 20 | OUT4_OCR |  |
| 19 | OUT5_OCR |  |
| 18 | OUT6_OCR |  |
| 17 | OUT7_OCR |  |
| 16 | OUT8_OCR |  |
| 15 | OUTHS_OCR | Overcurrent recovery for OUTHS <br> 0 : overcurrent recovery is turned off (default) <br> 1: overcurrent recovery is turned on |
| 14:13 | Reserved | - |
| 12 | HB_TON_1 | Half-bridge minimum ON time and related overcurrent recovery frequency For details see Table 108: Half-bridge minimum ON time and related overcurrent recovery frequency |
| 11 | HB_TON_0 |  |
| 10 | HS_TON_1 | High-side minimum ON time and related overcurrent recovery frequency For details see Table 109: High-side minimum ON time and related overcurrent recovery frequency |
| 9 | HS_TON_0 |  |
| 8 | OCR_FREQ | Overcurrent recovery frequency <br> See Table 108: Half-bridge minimum ON time and related overcurrent recovery frequency and Table 109: High-side minimum ON time and related overcurrent recovery frequency |
| 7 | OUT5_OC1 | Overcurrent Threshold for OUT5 00: IOC5_3 overcurrent threshold 3 (default) 01: IOC5_1 overcurrent threshold 1 10: IOC5_2 overcurrent threshold 2 11: IOC5_3 overcurrent threshold 3 |
| 6 | OUT5_OC0 |  |

Table 107. CR7 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 5 | CM_EN | Current monitor: <br> 0 : off (3-state) <br> 1: on (default) |
| 4 | Reserved | - |
| 3 | CM_SEL_3 | Current Monitor Select Bits. |
| 2 | CM_SEL_2 | A current image of the selected binary coded output is multiplexed to the CM |
| 1 | CM_SEL_1 | 0000: OUT1 |
| 0 | CM_SEL_0 | 0001: OUT2 <br> 0010: OUT3 <br> 0011: OUT4 <br> 0100: OUT5 <br> 0101: OUT6 <br> 0110: OUT7 <br> 0111: OUT8 <br> 1000: OUT9 <br> 1001: OUT10 <br> 1010: OUT11 <br> 1011: OUT12 <br> 1100: OUT13 <br> 1101: OUT14 <br> 1110: OUT15 <br> 1111: OUT HS |

Table 108. Half-bridge minimum ON time and related overcurrent recovery frequency

| HB_TON_1 | HB_TON_ | OCR_FREQ | ToN_min $^{\text {(recovery frequency) }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $104 \mu \mathrm{~s}(1.7 \mathrm{kHz})$ |
| 0 | 0 | 1 | $104 \mu \mathrm{~s}(3 \mathrm{kHz})$ |
| 0 | 1 | 0 | $88 \mu \mathrm{~s}(2.2 \mathrm{kHz})$ |
| 0 | 1 | 1 | $88 \mu \mathrm{~s}(3.8 \mathrm{kHz})$ |
| 1 | 0 | 0 | $80 \mu \mathrm{~s}(2.6 \mathrm{kHz})$ |
| 1 | 0 | 1 | $80 \mu \mathrm{~s}(4.4 \mathrm{kHz})$ |
| 1 | 1 | 0 | $72 \mu \mathrm{~s}(3 \mathrm{kHz})$ |
| 1 | 1 | 1 | $72 \mu \mathrm{~s}(5 \mathrm{kHz})$ |

Table 109. High-side minimum ON time and related overcurrent recovery frequency

| HS_TON_1 | HS_TON_ $_{\mathbf{-}}$ | OCR_FREQ | TON_min $^{\text {(recovery frequency) }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $104 \mu \mathrm{~s}(1.7 \mathrm{kHz})$ |
| 0 | 0 | 1 | $104 \mu \mathrm{~s}(3 \mathrm{kHz})$ |

Table 109. High-side minimum ON time and related overcurrent recovery frequency

| HS_TON_1 | HS_TON_ | OCR_FREQ | TON_min $^{\text {(recovery frequency) }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $88 \mu \mathrm{~s}(2.2 \mathrm{kHz})$ |
| 0 | 1 | 1 | $88 \mu \mathrm{~s}(3.8 \mathrm{kHz})$ |
| 1 | 0 | 0 | $80 \mu \mathrm{~s}(2.6 \mathrm{kHz})$ |
| 1 | 0 | 1 | $80 \mu \mathrm{~s}(4.4 \mathrm{kHz})$ |
| 1 | 1 | 0 | $72 \mu \mathrm{~s}(3 \mathrm{kHz})$ |
| 1 | 1 | 1 | $72 \mu \mathrm{~s}(5 \mathrm{kHz})$ |

### 7.4.8 Control Register CR8 (0x08)

Table 110. Control Register CR8

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 |  | 16 | 15 | 1 |  | 13 | 12 | 11 | 10 | 9 |  |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  | O |  |  |  | Resrved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 |  |  | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 111. CR8 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_OCR_THX_EN | Enable Overcurrent Recovery with Thermal Expiration for OUTx. 0 : Overcurrent Recovery with Thermal Expiration is off 1: Overcurrent Recovery with Thermal Expiration is on (default) The output is turned off after Thermal Expiration. |
| 22 | OUT2_OCR_THX_EN |  |
| 21 | OUT3_OCR_THX_EN |  |
| 20 | OUT4_OCR_THX_EN |  |
| 19 | OUT5_OCR_THX_EN |  |
| 18 | OUT6_OCR_THX_EN |  |
| 17 | OUT7_OCR_THX_EN |  |
| 16 | OUT8_OCR_THX_EN |  |

Table 111. CR8 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 15 | OUTHS_OCR_THX_EN | Enable Overcurrent Recovery with Thermal Expiration for OUTHS. <br> 0: Overcurrent Recovery with Thermal Expiration is off <br> 1: Overcurrent Recovery with Thermal Expiration is on (default) <br> The output is turned off after Thermal Expiration. |
| $14: 0$ | Reserved | - |

### 7.4.9 Control Register CR9 (0x09)

Table 112. Control Register CR9

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | Reserved |  |  |  |  |  | $\begin{aligned} & \mathbf{O}_{1} \\ & \omega^{\prime} \\ & \vdots \\ & \vdots \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \frac{10}{5} \\ & \stackrel{1}{2} \end{aligned}$ |  |  | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & \stackrel{1}{5} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \frac{\Sigma}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \text { o } \\ & I \\ & \vdots \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & { }_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & M_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & O \\ & { }^{\prime} \\ & \underset{V}{O} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{1}{\prime} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 5 \\ & 0 \\ & 0 \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 113. CR9 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT7_RDSON | Select Rdson for OUT7 <br> 0: $r_{\text {on_low }}$ (default) <br> 1: $r_{\text {on_high }}$ |
| 22 | OUT8_RDSON | Select Rdson for OUT8 <br> 0: $r_{\text {on_low }}$ (default) <br> 1: $r_{\text {on_high }}$ |
| 21:16 | Reserved | - |
| 15 | OUTHS_OL | Open-load Threshold for OUTx <br> 0 : IoLD1 ; high-current mode (default) <br> 1: IOLD1; low-current mode |
| 14 | OUT15_OL |  |
| 13 | OUT14_OL |  |
| 12 | OUT13_OL |  |
| 11 | OUT12_OL |  |
| 10 | OUT11_OL |  |
| 9 | OUT10_OL |  |
| 8 | OUT9_OL |  |

Table 113．CR9 signals description（continued）

| Bit | Name |  |
| :---: | :---: | :--- |
| 7 | OUTHS＿OC |  |
| 6 | OUT15＿OC |  |
| 5 | OUT14＿OC | Description |
| 4 | OUT13＿OC |  |
| 3 | OUT12＿OC |  |
| 2 | OUT11＿OC |  |
| 1 | OUT10＿OC |  |
| 0 | OUT9＿OC |  |

## 7．4．10 Control Register CR10（0x0A）

Table 114．Control Register CR10

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & N_{1} \\ & 0_{1} \\ & \vdots \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & z_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{\prime}_{\prime}^{\prime} \\ & \mathbf{I}^{\prime} \end{aligned}$ |  | $\begin{aligned} & N_{1} \\ & I^{\prime} \\ & I^{\prime} \end{aligned}$ | $\begin{aligned} & \Gamma_{1} \\ & I^{\prime} \\ & I^{\prime} \end{aligned}$ | $\begin{aligned} & O_{1} \\ & I_{1} \\ & I_{1} \\ & I_{1} \end{aligned}$ |  |  | ¢ | $\begin{aligned} & \infty \\ & \stackrel{\infty}{\infty} \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \vdots \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \vdots \\ & \vdots \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{N} \\ & \underset{\mathrm{~N}}{1} \\ & \stackrel{1}{\prime} \end{aligned}$ |  | $\stackrel{c}{\text { m }}$ | $\left\lvert\, \begin{aligned} & N_{1} \\ & \underset{\sim}{u} \\ & \underset{\omega}{w} \end{aligned}\right.$ | 「 ふ ふ | $\begin{aligned} & 0 \\ & \underset{3}{3} \\ & \underset{\sim}{3} \\ & \hline \end{aligned}$ |
| Reset | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access |  |  |  |  |  |  |  |  |  |  |  | ／W |  |  |  |  |  |  |  |  |  |  |  |  |

Table 115．CR10 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | DIAG＿2 | Drain－source monitoring threshold for external H－bridge |
| 22 | DIAG＿1 | 000：V SCd1＿HB |
| 21 | DIAG＿0 | 010：V ${ }_{\text {SCd3＿HB }}$ |
|  |  | 011：V SCd4＿HB $^{\text {d }}$ |
|  |  | 100：V SCd5＿HB |
|  |  | 101：V SCd6＿HB |
|  |  | 110：V $\mathrm{SCd7}_{\text {＿}}$ HB |
|  |  | 111：V SCd7＿HB $^{\text {（default）}}$ |
| 20 | GH＿OL＿EN | Control open－load diagnosis for Gate Heater output |
|  |  | 0 ：open－load diagnosis off（default） |
|  |  | 1：open－load diagnosis on |
| 19 | Reserved | － |

Table 115. CR10 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 18 | GH_TH_2 | Drain source monitoring threshold voltage for external heater MOSFET 000: V <br> 001: VSCd2_HE <br> 010: V SCd3_HE <br> 011: V SCd4_HE <br> 100: VSCd5_HE <br> 101: VSCd6_HE <br> 110: V SCd7_HE $^{\text {1 }}$ <br> 111: $\mathrm{V}_{\text {SCd8_HE }}$ (default) |
| 17 | GH_TH_1 |  |
| 16 | GH_TH_0 |  |
| 15:14 | Reserved | - |
| 13 | SD | Slow decay |
| 12 | SDS | Slow decay single |
| 11 | COPT_3 | Cross current protection time 0000: not allowed <br> 0001: tccp 0001 0010: tccp 0010 <br> 0011: tccp 0011 <br> 0100: tccp 0100 <br> 0101: tccp 0101 <br> 0110: tccp 0110 <br> 0111: tccp 0111 <br> 1000: tccp 1000 <br> 1001: tccp 1001 <br> 1010: tccp 1010 <br> 1011: tccp 1011 <br> 1100: tccp $_{1100}$ <br> 1101: tccp $_{1101}$ <br> 1110: tccp 1110 <br> 1111: tccp $_{1111}$ (default) |
| 10 | COPT_2 |  |
| 9 | COPT_1 |  |
| 8 | COPT_0 |  |
| 7 | H_OLTH_HIGH | H-bridge OL high threshold ( $5 / 6$ * $\mathrm{V}_{\mathrm{S}}$ ) select |
| 6 | OL_H1L2 | Test open-load condition between H 1 and L2 |
| 5 | OL_H2L1 | Test open-load condition between H 2 and L1 |
| 4 | SLEW_4 | Binary coded slew rate of H -bridge (bit0 = LSB; bit4 $=\mathrm{MSB}$ ) 00000: Control disabled (default) <br> 11111: $I_{G H x m a x}$ |
| 3 | SLEW_3 |  |
| 2 | SLEW_2 |  |
| 1 | SLEW_1 |  |
| 0 | SLEW_0 |  |

### 7.4.11 Control Register CR11 (0x0B)

Table 116. Control Register CR11

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  |  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  | 7 | 6 | 5 | 4 |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  |  |  | $\xrightarrow{0}$ | $$ | Reserved |  |  |  |  |  |  | $\begin{aligned} & \text { م } \\ & \text { O } \end{aligned}$ |  |  | $\begin{gathered} m_{1} \\ u^{\prime} \end{gathered}$ | $\begin{aligned} & N_{1} \\ & \text { U } \end{aligned}$ | $\begin{array}{r} V_{1}^{\prime} \\ \hline \end{array}$ | O |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 117. CR11 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:14 | Reserved | - |
| 13 | ECV_LS | Control of ECV low-side switch 0 : ECV low-side switch off (default) <br> 1: ECV low-side switch on |
| 12 | ECV_OCR | Overcurrent recovery for output ECV <br> 0 : overcurrent recovery is turned off (default) <br> 1: overcurrent recovery is turned on |
| 11:9 | Reserved | - |
| 8 | ECON | Electro-chrome Control <br> The electro-chrome control enables the driver at pin ECDR and switches OUT10 directly on ignoring the control bits OUT10_x in CR5 <br> 0 : Electro-chrome control off (default) <br> 1: Electro-chrome control on |
| 7:6 | Reserved | - |
| 5 | EC_5 | EC Reference Voltage Bits <br> The reference voltage for the electro-chrome voltage controller at pin ECV is binary coded. <br> (bit0 = LSB; bit5 = MSB) <br> 00 0000: $V_{E C V}=0 V$ <br> $x x \mathrm{xxxx}: \mathrm{V}_{\mathrm{ECV}}=\mathrm{V}_{\text {CTRLma }} \mathrm{x} / 63 \mathrm{x}$ register value <br> 11 1111: $\mathrm{V}_{\text {ECV }}=\mathrm{V}_{\text {CTRLmax }}$ <br> For ECV_HV (Configuration Register) $=0$, the maximum EC control voltage is clamped at lower value (see Section 3.4.20: Electro-chrome mirror driver) |
| 4 | EC_4 |  |
| 3 | EC_3 |  |
| 2 | EC_2 |  |
| 1 | EC_1 |  |
| 0 | EC_0 |  |

### 7.4.12 Control Register CR12 (0x0C)

Table 118. Control Register CR12

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 1 |  | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Res | ved |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 119. CR12 signals description

| Bit | Name | Description |
| :---: | :--- | :--- |
| 23 | PMW1_FREQ_1 | $\begin{array}{l}\text { Frequency of PWM channel PWM1 } \\ \text { 00: } f_{\text {PWMx }}(00) \text { (default) } \\ \text { 01: }\end{array}$ |
| 22 | PMW1_FREQ_0 |  |
| 10: $f_{\text {PWMx }}(01)$ |  |  |
| $11: f_{\text {PWMx }}(11)$ |  |  |$]$

Table 119. CR12 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 13 | PMW6_FREQ_1 | Frequency of PWM channel PWM6 00: $\mathrm{f}_{\mathrm{PWMx}}(00)$ (default) <br> 01: $\mathrm{f}_{\text {PWMx }}(01)$ <br> 10: $\mathrm{f}_{\text {PWMx }}(10)$ <br> 11: $\mathrm{f}_{\text {PWMx }}(11)$ |
| 12 | PMW6_FREQ_0 |  |
| 11 | PMW7_FREQ_1 | Frequency of PWM channel PWM7 <br> 00: $\mathrm{f}_{\mathrm{PWMx}}(00)$ (default) <br> 01: $\mathrm{f}_{\text {PWMx }}(01)$ <br> 10: $\mathrm{f}_{\mathrm{PWMx}}(10)$ <br> 11: $\mathrm{f}_{\mathrm{PWMx}}(11)$ |
| 10 | PMW7_FREQ_0 |  |
| 9 | PMW8_FREQ_1 | Frequency of PWM channel PWM8 <br> 00: $\mathrm{f}_{\mathrm{PWMx}}(00)$ (default) <br> 01: $\mathrm{f}_{\text {PWMx }}(01)$ <br> 10: $\mathrm{f}_{\mathrm{PWMx}}(10)$ <br> 11: $\mathrm{f}_{\text {PWMx }}(11)$ |
| 8 | PMW8_FREQ_0 |  |
| 7 | PMW9_FREQ_1 | Frequency of PWM channel PWM9 00: $\mathrm{f}_{\mathrm{PWMx}}(00)$ (default) <br> 01: $\mathrm{f}_{\text {PWMx }}(01)$ <br> 10: $\mathrm{f}_{\mathrm{PWMx}}(10)$ <br> 11: $\mathrm{f}_{\mathrm{PWMx}}(11)$ |
| 6 | PMW9_FREQ_0 |  |
| 5 | PMW10_FREQ_1 | Frequency of PWM channel PWM10 00: $\mathrm{f}_{\mathrm{PWMx}}(00)$ (default) <br> 01: $\mathrm{f}_{\text {PWMx }}(01)$ <br> 10: $\mathrm{f}_{\text {PWMx }}(10)$ <br> 11: $\mathrm{f}_{\text {PWMx }}(11)$ |
| 4 | PMW10_FREQ_0 |  |
| 3:0 | Reserved | - |

### 7.4.13 Control Register CR13 (0x0D) to CR17 (0x11)

Table 120. Control Register CR13 to CR17

|  | 23 | 22 | 21 |  | 20 | 19 | 18 |  | 17 | 16 | 1 | 5 | 14 |  | 13 | 12 | 11 | 10 |  | 9 | 8 |  | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\Delta}{0} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\sim}{2} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \sum_{i}^{x} \end{aligned}$ |  |  | $\begin{array}{\|l\|} \hline{ }^{\prime} \\ 0^{\prime} \\ a^{\prime} \\ \sum_{2}^{x} \end{array}$ | ㅁ |  | $\begin{aligned} & n_{1}^{\prime} \\ & 0^{\prime} \\ & \sum_{i}^{\prime} \\ & \sum_{n} \end{aligned}$ | $$ |  |  | б |  | $\begin{aligned} & 0^{\prime} \\ & \sum_{0}^{\prime} \\ & \sum_{1}^{x} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0^{\prime} \\ a_{1} \\ \sum_{2}^{x} \end{array}$ |  |  |  | $\begin{aligned} & \sigma_{1}^{\prime} \\ & 0_{1} \\ & \sum_{i}^{1} \end{aligned}$ |  |  | $\begin{aligned} & \hline \mathrm{N}_{1}^{\prime} \\ & 0_{1} \\ & \sum_{\mathrm{a}}^{\mathrm{a}} \end{aligned}$ | $\begin{aligned} & 0_{0} \\ & 0^{1} \\ & \sum_{1} \\ & \sum_{i}^{1} \end{aligned}$ |  |  | $\begin{aligned} & \hline{ }_{l}^{\prime} \\ & 0_{1} \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{array}{\|l} \hline m_{1} \\ 0 \\ 0 \\ \sum_{1} \\ \sum_{1}^{\prime} \end{array}$ |  | $\begin{aligned} & \overline{O_{1}^{\prime}} \\ & \sum_{1}^{\prime} \\ & \sum_{i}^{2} \end{aligned}$ | 0 0 0 0 1 1 $\sum$ $\vdots$ 0 |
| Reset | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  |  | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Where:
$x=1+\left(z^{*} 2\right), z=0$ to 4

$$
y=2+\left(z^{*} 2\right), z=0 \text { to } 4
$$

Table 121. CR13 to CR17 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | PWMx_DC_9 | Binary coded on-dutycycle of PWM channel PWMx (bit12 = LSB; bit21 = MSB) 000000 0000: duty cycle 0\% (default) <br> xx xxxx xxxx: duty cycle 100\%/1023 x register value <br> 111111 1111. duty cycle 100\% |
| 20 | PWMx_DC_8 |  |
| 19 | PWMx_DC_7 |  |
| 18 | PWMx_DC_6 |  |
| 17 | PWMx_DC_5 |  |
| 16 | PWMx_DC_4 |  |
| 15 | PWMx_DC_3 |  |
| 14 | PWMx_DC_2 |  |
| 13 | PWMx_DC_1 |  |
| 12 | PWMx_DC_0 |  |
| 11:10 | Reserved | - |
| 9 | PWMy_DC_9 | Binary coded on-dutycycle of PWM channel PWMy (bit0 = LSB; bit9 = MSB) 000000 0000: duty cycle 0\% (default) <br> xx xxxx xxxx: duty cycle 100\%/1023 x register value <br> 111111 1111. Duty cycle 100\% <br> Binary coded on-dutycycle of PWM channel PWMy |
| 8 | PWMy_DC_8 |  |
| 7 | PWMy_DC_7 |  |
| 6 | PWMy_DC_6 |  |
| 5 | PWMy_DC_5 |  |
| 4 | PWMy_DC_4 |  |
| 3 | PWMy_DC_3 |  |
| 2 | PWMy_DC_2 |  |
| 1 | PWMy_DC_1 |  |
| 0 | PWMy_DC_0 |  |

### 7.4.14 Control Register CR18 (0x12) to CR22 (0x16)

Table 122. Control Register CR18

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  | $\begin{aligned} & \infty \\ & \stackrel{\infty}{\stackrel{1}{4}} \underset{\stackrel{\times}{5}}{\stackrel{\times}{5}} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\prime} \\ & \stackrel{0}{\underset{~}{>}} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 0_{1} \\ & 0 \\ & \underset{~}{3} \\ & \vdots \\ & \vdots \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{L}{0}_{1}^{0} \\ & \stackrel{0}{>} \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & m_{1} \\ & \stackrel{u}{د} \\ & \stackrel{1}{\stackrel{~}{5}} \end{aligned}$ |  |  | $\left\lvert\, \begin{aligned} & 0_{1} \\ & 0 \\ & \underset{~}{3} \\ & \underset{y}{7} \\ & 0 \end{aligned}\right.$ |

Table 122. Control Register CR18 (continued)


Where:
$x=7+\left(z^{*} 2\right), z=0$ to 4
$y=8+\left(z^{*} 2\right), z=0$ to 4
Table 123. CR18 to CR22 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | Reserved | - |
| 22 | OUTx_AUTOCOMP_EN | Setting this bit to '1' enables the automatic $\mathrm{V}_{S}$ compensation for OUTx |
| 21 | OUTx_VLED_9 | Binary coded nominal LED voltage of OUTx (bit12 = LSB; bit21 = MSB) 000000 0000: $\mathrm{V}_{\mathrm{LED}}=0 \mathrm{~V}$ (default) <br> $x x$ xxxx xxxx: $V_{\text {LED }}=V_{\text {AINVS }} / 1023 x$ register value <br> $0111010000: V_{\text {LED }}=V_{\text {AINVS }}$ <br> $\mathrm{V}_{\mathrm{LED}}$ is clamped at 10 V ( $0 \times 1 \mathrm{D} 0 \mathrm{~h}$ ) |
| 20 | OUTx_VLED_8 |  |
| 19 | OUTx_VLED_7 |  |
| 18 | OUTx_VLED_6 |  |
| 17 | OUTx_VLED_5 |  |
| 16 | OUTx_VLED_4 |  |
| 15 | OUTx_VLED_3 |  |
| 14 | OUTx_VLED_2 |  |
| 13 | OUTx_VLED_1 |  |
| 12 | OUTx_VLED_0 |  |
| 11 | Reserved | - |
| 10 | OUTy_AUTOCOMP_EN | Setting this bit to '1' enables the automatic $\mathrm{V}_{\mathrm{S}}$ compensation for OUTy |
| 9 | OUTy_VLED_9 | Binary coded nominal LED voltage of OUTy (bit0 = LSB; bit9 = MSB) 000000 0000: $\mathrm{V}_{\text {LED }}=0 \mathrm{~V}$ (default) <br> $x x$ xxxx xxxx: $V_{\text {LED }}=V_{\text {AINVS }} / 1023 x$ register value <br> $0111010000: V_{\text {LED }}=V_{\text {AINVS }}$ <br> $\mathrm{V}_{\mathrm{LED}}$ is clamped at 10 V ( $0 \times 1 \mathrm{D} 0 \mathrm{~h}$ ) |
| 8 | OUTy_VLED_8 |  |
| 7 | OUTy_VLED_7 |  |
| 6 | OUTy_VLED_6 |  |
| 5 | OUTy_VLED_5 |  |
| 4 | OUTy_VLED_4 |  |
| 3 | OUTy_VLED_3 |  |
| 2 | OUTy_VLED_2 |  |
| 1 | OUTy_VLED_1 |  |
| 0 | OUTy_VLED_0 |  |

## 7．4．15 Control Register CR23（0x17）

Table 124．Control Register CR23

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{N} \\ & \underset{\sim}{\prime} \\ & \underset{\sim}{\mathrm{x}} \end{aligned}$ | F － － 爻 |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\prime}_{a_{1}^{\prime}}^{\stackrel{\rightharpoonup}{\prime}} \end{aligned}$ |  |  |  |  |  |  |  |  | ¢ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R／W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 125．CR23 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 18$ | Reserved | - |
| $17: 0$ | EXT＿ID＿x | Extended CAN Identifier <br> Definition of Extended CAN Identifier which will cause a wake－up（WUF） <br> To enable wake－up frame detection on Extended CAN Identifier also CAN＿IDE（Control <br> Register 24，bit 22）must be set <br> ID Bits are maskable in CR25 |

## 7．4．16 Control Register CR24（0x18）

Table 126．Control Register CR24

|  | 23 | 22 | 21 | 20 | 19 | 18 | 1 |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \text { 山ِ } \\ & \underset{\substack{z}}{\prime} \end{aligned}$ |  | $\begin{aligned} & \mathbf{o}_{1}^{\prime} \\ & \stackrel{1}{0} \end{aligned}$ | $\begin{aligned} & m_{1} \\ & w_{1}^{\prime} \\ & \sum_{k}^{0} \end{aligned}$ |  | ふ |  |  | $\begin{aligned} & m_{1} \\ & 0 \\ & 1 \end{aligned}$ | $\left\|\begin{array}{c} v_{1} \\ 0 \\ 0 \\ 0 \end{array}\right\|$ | $\begin{aligned} & r_{1}^{\prime} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \text { 운 } \\ & \underline{-} \end{aligned}$ | $\begin{aligned} & \Phi_{1} \\ & \underline{\bullet} \end{aligned}$ | $\begin{aligned} & \infty \\ & \varrho_{1} \end{aligned}$ | $\begin{aligned} & \hat{\prime} \\ & \underline{\prime} \end{aligned}$ | $\begin{aligned} & \omega_{1} \\ & \underline{0} \end{aligned}$ | $\left\lvert\, \begin{aligned} & n_{1} \\ & 0 \end{aligned}\right.$ | $\begin{aligned} & \nabla_{1} \\ & \underline{O} \end{aligned}$ | $\begin{aligned} & \stackrel{m}{1}^{\square} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \underline{\varrho} \end{aligned}$ | $\begin{gathered} { }_{\square}^{\prime} \end{gathered}$ | $\begin{aligned} & O_{1} \\ & \underline{O} \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R／W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 127．CR24 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | Reserved | - |
| 22 | CAN＿IDE | Enable CAN wake－up frame detection on Extended Identifier <br> 0：CAN Identifier matching based on CAN Standard Message Format（default） <br> 1：CAN Identifier Matching based on CAN Extended Message Format |

Table 127. CR24 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 21 | BR_1 | Bit Rate for CAN wake-up frame detection <br> 00: $500 \mathrm{kbit} / \mathrm{s}$ (default) <br> 01: $250 \mathrm{kbit} / \mathrm{s}$ <br> 10: $500 \mathrm{kbit} / \mathrm{s}$ <br> 11: 125 kbit/s |
| 20 | BR_0 |  |
| 19 | SAMPLE_3 | Sample Point for CAN wake-up frame detection 0000: 65.625 \% <br> 0001: $67.1875 \%$ <br> 0010: 67.75 \% <br> 1010: 81.25 \% (default) <br> 1110: 87.5 \% <br> 1111: $89.065 \%$ |
| 18 | SAMPLE_2 |  |
| 17 | SAMPLE_1 |  |
| 16 | SAMPLE_0 |  |
| 15 | DLC_3 | CAN Data Length Code <br> Defines the amount of Data Bytes used for the CAN wake-up frame detection. Possible values up to 8 Byte according to CAN message format |
| 14 | DLC_2 |  |
| 13 | DLC_1 |  |
| 12 | DLC_0 |  |
| 11 | Reserved | - |
| 10 | ID_10 | CAN Identifier <br> Definition of CAN Identifier which will cause a wake-up (WUF) <br> ID Bits are maskable in CR26 |
| 9 | ID_9 |  |
| 8 | ID_8 |  |
| 7 | ID_7 |  |
| 6 | ID_6 |  |
| 5 | ID_5 |  |
| 4 | ID_4 |  |
| 3 | ID_3 |  |
| 2 | ID_2 |  |
| 1 | ID_1 |  |
| 0 | ID_0 |  |

### 7.4.17 Control Register CR25 (0x19)

Table 128. Control Register CR25

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |  | 13 | 12 | 11 | 10 |  | 9 | 8 | 7 |  | 6 | 5 | 4 |  |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  | 山 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 |  |  | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 129. CR25 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 18$ | Reserved | - |
| $17: 0$ | EXT_ID_MASK_x | Masking Bits for Extended CAN Identifier <br> 0: Extended CAN Identifier Bit will be matched (default) <br> 1: Extended CAN Identifier Bit will be ignored for matching |

### 7.4.18 Control Register CR26 (0x1A)

Table 130. Control Register CR26

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 |  | 14 | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0_{1} \\ & x_{1}^{\prime} \\ & 0 \\ & \sum_{1}^{1} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 131. CR26 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 11$ | Reserved | - |
| 10:0 | ID_MASK_x | Masking Bits Standard CAN Identifier <br> 0: CAN Identifier Bit will be matched (default) <br> 1: CAN Identifier Bit will be ignored for matching |

The extended ID and extended ID mask are composed as follows (mask is composed by equivalent bits in CR25 and CR26:

Figure 61. Extended ID and extended ID mask


### 7.4.19 Control Register CR27 (0x1B)

Table 132. Control Register CR27

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 |  | 16 | 15 | 1 | 13 | 12 | 11 | 10 |  | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | $\stackrel{\llcorner }{\stackrel{n}{1}}$ |  |  |  | O |  |  |  | $\stackrel{\text { U }}{\stackrel{1}{5}}$ |  |  |  | 0 |  |  |  | $0$ |  |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 133. CR27 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| $23: 16$ | DATA_BYTE3 | Data field for data matching |
| $15: 8$ | DATA_BYTE2 |  |
| $7: 0$ | DATA_BYTE1 |  |

### 7.4.20 Control Register CR28 (0x1C)

Table 134. Control Register CR28

|  | 23 | 22 | 21 | 20 | 19 | 1 | 8 | 17 | 16 |  | 15 | 14 | 13 | 12 |  | 0 | 9 |  | 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  | $\boxed{\square}$ |  | $\begin{gathered} e^{\prime} \\ \stackrel{y}{4} \\ \stackrel{1}{4} \\ \stackrel{c}{4} \end{gathered}$ |  | - | $0$ |  |  | $0$ |  |  |  |  |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | 0 | 0 |  | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 135. CR28 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| $23: 16$ | DATA_BYTE6 | Data field for data matching |
| $15: 8$ | DATA_BYTE5 |  |
| $7: 0$ | DATA_BYTE4 |  |

### 7.4.21 Control Register CR29 (0x1D)

Table 136. Control Register CR29

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  | $\stackrel{\bullet}{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 137. CR29 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 16$ | Reserved | - |
| $15: 8$ | DATA_BYTE8 | Data field for data matching |
| $7: 0$ | DATA_BYTE7 |  |

### 7.4.22 Control Register CR34 (0x22)

Table 138. Control Register CR34

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 㠏 |  | Z <br> 1 <br> 3 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 139. CR34 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:3 | Reserved | - |
| 2 | CP_OFF | Charge pump control <br> 0 : Enabled; charge pump on in active mode (default) <br> 1: Disabled; charge pump off in active mode setting CP_OFF = 1 is only possible when CP_OFF_EN = 1 |
| 1 | ICMP | V1 load current supervision <br> 0 : Enabled; Watchdog is disabled in V1 Standby when $\mathrm{I}_{\mathrm{v} 1}<\mathrm{I}_{\mathrm{CMP}}$ (default) <br> 1: Disabled; watchdog is disabled upon transition into V1_standby mode setting ICMP = 1 is only possible when ICMP_config_en = 1 |
| 0 | WD_EN | Watchdog Enable <br> 0 : Watchdog disabled <br> 1: Watchdog enabled (default) <br> Writing to this bit is only possible during CAN Flash mode $\left(\mathrm{V}_{\mathrm{TXDL}}>\mathrm{V}_{\text {flash }}\right)$ |

### 7.4.23 Configuration Register (0x3F)

Table 140. Configuration Register


Table 141. CR signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | WU_CONFIG | Configuration of input pin WU <br> Input configured as wake-up input <br> $0: W U$ configured as wake-up input <br> $1: W U$ configured for input voltage measurement (default) |
|  | LIN_WU_CONFIG | Configuration of LIN wake-up behaviour <br> $0:$ wake up at recessive - dominant - recessive with $t_{\text {dom }}>t_{\text {dom_LIN }}$ (default) <br> (according to LIN 2.2a and Hardware Requirements for Transceivers version <br> $1.3)$ <br> $1:$ wake up at recessive - dominant transition |

Table 141. CR signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 21 | LIN_HS_EN | Configuration of LIN transceiver bit rate <br> 0: LIN transceiver in normal communication mode (20kbit/s) (default) <br> 1: LIN transceiver in high speed mode for fast Flashing (115kbit/s) |
| 20 | TSD_CONFIG | Configuration of thermal shutdown behaviour <br> 0 : in case of TSD1 all power stages are switched off (default) <br> 1: selective shut down of power stage cluster |
| 19 | ECV_HV | Configuration of maximum voltage of electrochrome controller (see electrical parameter $\mathrm{V}_{\text {CTRLmax }}$ ) <br> 0 : maximum electrochrome controller voltage clamped to 1.2 V (typ); (default) <br> 1: maximum electrochrome controller voltage set to 1.5 V (typ) |
| 18 | DM | H-bridge configuration <br> 0 : single motor mode (default) <br> 1: dual motor mode |
| 17 | ICMP_CONFIG_EN | ICMP configuration Enable <br> 0 : writing ICMP = 1 is blocked (writing ICMP=0 is possible); (default) <br> 1: writing ICMP $=1$ is possible with next SPI command bit is automatically reset to 0 after next SPI command |
| 16 | WD_CONFIG_EN | Watchdog configuration Enable <br> 0 : writing to WD Configuration (CR2 [0:1] is blocked (default) <br> 1: writing to WD Configuration Bits is possible with next SPI command bit is automatically reset to 0 after next SPI command |
| 15 | MASK_OL_HS1 | Mask Open-load HS1 <br> 0 : Open-load condition at HS1 is not masked (default) <br> 1: Open-load condition at HS1 is masked i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 14 | MASK_OL_LS1 | Mask Open-load LS1 <br> 0 : Open-load condition at LS1 is not masked (default) <br> 1: Open-load condition at LS1 is masked <br> i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 13 | MASK_TW | Mask Thermal Warning <br> 0 : Thermal warning is not masked (default) <br> 1: Thermal warning is masked <br> i.e. it is reported as a Global Warning (GSB bit 1) but not as a Global Error (GSB bit 7) |
| 12 | MASK_EC_OL | Mask Electro-chrome Open-load <br> 0: Open-load condition at ECV and OUT10 is not masked (default) <br> 1: Open-load condition at ECV and OUT10 is masked i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |

Table 141. CR signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 11 | MASK_OL | Mask open-load <br> 0 : Open-load condition at all outputs are not masked (default) <br> 1: Open-load condition at all outputs are masked <br> i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 10 | MASK_SPIE | Mask SPI error <br> 0 : SPI errors are not masked (default) <br> 1: SPI errors are masked <br> i.e. reported as am SPI Error (GSB bit 5) but not as a Global Error (GSB bit 7) |
| 9 | MASK_PLE | Mask physical layer error <br> 0: Physical Layer Errors are not masked (default) <br> 1: Physical Layer Errors are masked <br> i.e. reported as a Physical Layer Error (GSB bit 4) but not as a Global Error (GSB bit 7) |
| 8 | MASK_GW | Mask global warning <br> 0 : Global Warning conditions are not masked (default) <br> 1: Global Warning conditions are masked i.e. reported as a Global Warning (GSB bit 1) but not as a Global Error (GSB bit 7) |
| 7 | CP_OFF_EN | Charge pump control enable <br> 0 : writing CP_OFF $=1$ is blocked (writing CP OFF $=0$ is possible); (default) <br> 1: writing CP_OFF $=1$ is possible with next SPI command <br> Bit is automatically reset to 0 after next SPI command |
| 6 | CP_LOW_CONFIG | Charge pump low configuration <br> 0 : CP_low (SR 2, bit 9) is latched and outputs are off until R\&C; (default) <br> 1: CP_low (SR 2, bit 9) is a 'live' bit; outputs are re-activated automatically upon recovery of the charge pump output voltage |
| 5 | CP_DITH_DIS | Charge pump clock dithering <br> 0 : CP clock dithering is enabled; (default) <br> 1: CP clock dithering is disabled |
| 4 | FS_FORCED | Force LSx_FSO ON <br> LSx_FSO low-side outputs are forced ON (to allow diagnosis of the fail-safe path) <br> 0: LSx_FSO outputs are controlled by the Fail-safe logic (default) <br> 1: LSx_FSO outputs are forced ON and the device enters Fail-Safe mode; no NReset is generated |
| 3 | CAN_SUP_5V2_EN | CAN supplied by V2 enable (to allow CAN Partial Networking in V1stdby) <br> 0 : CAN supplied by V 1 ; (default) <br> 1: CAN supplied by V2; in this case the configuration CR1<5:4> $=11$ is ignored |
| 2:1 | Reserved | - |
| 0 | TRIG | Watchdog Trigger bit |

### 7.5 Status Registers

### 7.5.1 Status Register SR1 (0x31)

Table 142. Status Register SR1 ( $0 \times 31$ )


Table 143. SR1 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | Reserved | - |
| 22 | WU_STATE | State of WU input <br> 0: input level is low <br> $1:$ input level is high <br> The bit shows the momentary status of WU and cannot be cleared ("Live bit") <br> Note: The status is only valid if WU is configured as wake-up input in <br> Configuration Register (0x3F). Otherwise this bit is read at its previous logic <br> state |
| 21 | Reserved | - |
| 19 | WU_WAKE | Wake-up by WU: shows wake up source <br> $1:$ <br> Bits are latched until a "Read and clear" command |
| 18 | WAKE_CAN | Wake-up by CAN: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |
| 17 | WAKE_TIMER | Wake-up by LIN: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |
| 20 | Wake-up by Timer: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |  |

Table 143. SR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 16 | DEBUG_ACTIVE | Debug Mode Active: indicates Device is in Debug mode <br> 1: Debug mode <br> The bit shows the momentary status and cannot be cleared ("Live bit") |
| 15 | V1UV | Indicates undervoltage condition at voltage regulator $\mathrm{V} 1\left(\mathrm{~V} 1<\mathrm{V}_{\mathrm{R} T \mathrm{x}}\right)$ <br> 1: undervoltage <br> Bit is latched until a "Read and clear" command |
| 14 | V1_RESTART_2 | Indicates the number of TSD2 events which caused a restart of voltage |
| 13 | V1_RESTART_1 | regulator V1 |
| 12 | V1_RESTART_0 | TSD2 event occurs within 1 minute. |
| 11 | WDFAIL_CNT_3 |  |
| 10 | WDFAIL_CNT_2 | Indicates number of subsequent watchdog failures. |
| 9 | WDFAIL_CNT_1 | Bits cannot be cleared; will be cleared with a valid watchdog trigger |
| 8 | WDFAIL CNT_0 |  |
| 7 | DEVICE_STATE_1 | State from which the device woke up |
| 6 | DEVICE_STATE_0 | 00: Active mode, after Read\&Clear command or after Flash mode state <br> 01: Active mode after wake-up from V1_standby mode (before Read\&Clear command) <br> 10: in Active mode after Power-on or after wake-up from Vbat_standby mode (before Read\&Clear command) <br> 11: Flash mode (LIN Flash or CAN Flash mode) <br> Bit is latched until a "Read and clear" command <br> After a "read and clear access", the device state will be updated |
| 5 | TSD2 | Thermal Shutdown 2 was reached Bit is latched until a "Read and clear" command |
| 4 | TSD1 | Thermal Shutdown 1 was reached (Logical Or combination of all TSD1_CLx; see status register SR6). <br> This bit cannot be cleared directly. It is reset if the corresponding TSD1_CLx bits in SR6 are cleared. |
| 3 | $\begin{gathered} \text { FORCED_SLEEP_ } \\ \text { TSD2/V1SC } \end{gathered}$ | Device entered Forced Vbat_standby mode due to: <br> - Thermal shutdown or <br> - Short circuit on V1 during startup <br> Bit is latched until a "Read and clear" command |
| 2 | FORCED_SLEEP_WD | Device entered Forced Vbat_standby mode due to multiple watchdog failures Bit is latched until a "Read and clear" command |
| 1 | WDFAIL | Watchdog failure <br> Bit is latched until a "Read and clear" command |
| 0 | VPOR | $V_{S}$ Power-on Reset threshold (VPOR) reached Bit is latched until a "Read and clear" command |

### 7.5.2 Status Register SR2 (0x32)

Table 144. Status Register SR2 (0x32)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  | $\begin{aligned} & 3 \\ & 0 \\ & \hdashline \\ & 0 \\ & 0 \\ & 0 \\ & z_{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbb{N}_{1} \\ & I_{1} \\ & \sum_{N}^{0} \\ & \underset{\sim}{N} \end{aligned}$ | $\begin{aligned} & \bar{\infty} \\ & \mathbf{N}_{1} \\ & z_{0} \\ & \sum_{0}^{2} \end{aligned}$ | $$ | $\begin{aligned} & \bar{\omega} \\ & z_{1}^{\prime} \\ & \sum_{0}^{0} \end{aligned}$ | $\begin{aligned} & \sum_{0}^{0} \\ & \sum_{1} \\ & \bar{n}_{1} \\ & \omega \end{aligned}$ |  | $\frac{3}{0}$ | $3$ | $\begin{aligned} & \text { U } \\ & \underset{N}{>} \end{aligned}$ | $\stackrel{\stackrel{1}{4}}{\stackrel{1}{ }}$ | $\frac{\stackrel{\rightharpoonup}{\mid}}{\stackrel{\rightharpoonup}{\mid}}$ |  |  |  | $\begin{aligned} & \mathrm{O}_{1} \\ & \mathrm{o}^{\prime} \end{aligned}$ | $\xrightarrow{3}$ |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  | R | R/C |  |  |  |  |  |  |  |  |  |

Table 145. SR2 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | LIN_PERM_DOM | LIN bus signal is dominant for $t>t_{\text {dom(bus) }}$ <br> Bit is latched until a "Read and clear" command |
| 22 | LIN_TXD_DOM | TxDL pin is dominant for $t>t_{\text {dom(TXDL) }}$ The LIN transmitter is disabled until the bit is cleared Bit is latched until a "Read and clear" command |
| 21 | LIN_PERM_REC | LIN bus signal does not follow TxDL within $\mathrm{t}_{\text {LIN }}$ The LIN transmitter is disabled until the bit is cleared Bit is latched until a "Read and clear" command |
| 20 | CAN_RXD_REC | RxDC has not followed TxDC for 4 times The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read and clear" command |
| 19 | CAN_PERM_REC | CAN bus signal did not follow TxDC for 4 times The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read and clear" command |
| 18 | CAN_PERM_DOM | CAN bus signal is dominant for $t>t_{\text {CAN }}$ Bit is latched until a "Read and clear" command |
| 17 | CAN_TXD_DOM | TxDC pin is dominant for $t>t_{\text {dom(TXDC) }}$ The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read and clear" command |
| 16 | CAN_SUP_LOW | Voltage at CAN supply pin reached the CAN supply low warning threshold $\mathrm{V}_{\text {CANSUP }}<\mathrm{V}_{\text {CANSUPIow }}$ <br> Bit is latched until a "Read and clear" command |
| 15 | DSMON_HS2 | Drain-Source Monitoring <br> ' 1 ' indicates a short-circuit or open-load condition was detected Bit is latched until a "Read and clear" command |
| 14 | DSMON_HS1 |  |
| 13 | DSMON_LS2 |  |
| 12 | DSMON_LS1 |  |

Table 145. SR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 11 | SPI_INV_CMD | Invalid SPI command <br> ' 1 ' indicates one of the following conditions was detected: <br> - access to undefined address <br> - Write operation to Status Register <br> - DI stuck at '0' or '1' <br> - CSN timeout <br> - Parity failure <br> - invalid or undefined setting <br> The SPI frame is ignored <br> Bit is latched until a "Read and clear" command |
| 10 | SPI_SCK_CNT | SPI clock counter <br> ' 1 ' indicates an SPI frame with wrong number of CLK cycles was detected Bit is latched until a valid SPI frame |
| 9 | CP_LOW | Charge pump voltage low ' 1 ' indicates that the charge pump voltage is too low Bit is latched until a "Read and clear" command |
| 8 | TW | Thermal warning ' 1 ' indicates the temperature has reached the thermal warning threshold (logical OR combination of bits TW_CLx in SR6) <br> Bit is latched until a "Read and clear" command |
| 7 | V2SC | V2 short circuit detection '1' indicates a short circuit to GND condition of V2 at turn-on of the regulator (V2 < V2_fail for $t>t_{\text {v2_short }}$ ) <br> Bit is latched until a "Read and clear" command |
| 6 | V2FAIL | V2 failure detection '1' indicates a V2 fail event occurred since last readout ( $\mathrm{V} 2<\mathrm{V} 2$ _fail for $\mathrm{t}>\mathrm{t}_{\mathrm{v} 2 \text { _fail }}$ ) <br> Bit is latched until a "Read and clear" command |
| 5 | V1FAIL | V1 failure detection ' 1 ' indicates a V1 fail event occurred since last readout (V1 < V1_fail for $\mathrm{t}>\mathrm{t}_{\mathrm{v} 1 \text { _fail }}$ ) <br> Bit is latched until a "Read and clear" command |
| 4 | VSREG_EW | $V_{\text {SREG }}$ early warning <br> ' 1 ' indicates the voltage at $V_{\text {SREG }}$ has reached the early warning threshold (configured in CR3) <br> In Active mode, an interrupt pulse is generated at NINT <br> Bit is latched until a "Read and clear" command. <br> Bit needs a "Read and clear" command after wake-up from standby modes |
| 3 | VSREG_OV | $\mathrm{V}_{\text {SREG }}$ overvoltage <br> ' 1 ' indicates the voltage at $\mathrm{V}_{\text {SREG }}$ has reached the overvoltage threshold Bit is latched until a "Read and clear" command |

Table 145. SR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 2 | VSREG_UV | $V_{\text {SREG }}$ undervoltage <br> '1' indicates the voltage at $V_{\text {SREG }}$ has reached the undervoltage threshold <br> Bit is latched until a "Read and clear" command |
| 1 | VS_OV | $V_{S}$ overvoltage <br> '1' indicates the voltage at $V_{S}$ has reached the overvoltage threshold <br> Bit is latched until a "Read and clear" command |
| 0 | VS_UV | $V_{S}$ undervoltage <br> '1' indicates the voltage at $V_{S}$ has reached the undervoltage threshold <br> Bit is latched until a "Read and clear" command |

### 7.5.3 Status Register SR3 (0x33)

Table 146. Status Register SR3 (0x33)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  | $\left\lvert\, \begin{aligned} & x_{1} \\ & I_{1} \\ & 0_{1} \\ & 0 \\ & 0^{\prime} \\ & I_{1} \\ & n_{1} \end{aligned}\right.$ |  |  |  | $\left\lvert\, \begin{aligned} & x_{1} \\ & I_{1} \\ & 0_{1} \\ & 0 \\ & 0^{\prime} \\ & I_{1} \\ & \stackrel{1}{5} \end{aligned}\right.$ |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \stackrel{1}{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0_{1}^{\prime} \\ & \frac{1}{5} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & N^{\prime} \\ & \underset{V}{0} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & m_{1} \\ & \stackrel{5}{0} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0, \\ & \stackrel{\rightharpoonup}{\prime} \\ & \stackrel{1}{2} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{array}{\|c} x_{1} \\ I^{\prime} \\ 0^{\prime} \\ 0^{\prime} \\ \frac{0^{\prime}}{\vdots} \\ \vdots \\ \hline \end{array}$ | $$ | 0 <br> 0 <br> 0 <br> 0 <br> 4 <br> 5 |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 147. SR3 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OC_TH_EX | Overcurrent shutdown <br> ' 1 ' indicates the output was shut down due to overcurrent condition. If Overcurrent Recovery is disabled (CR7: OUTx_OCR = 0): <br> Bit is set upon overcurrent condition and output is turned off. If Overcurrent Recovery is enabled (CR7: OUTx_OCR = 1): <br> In case of overcurrent condition this bit is not set. The output goes into Overcurrent Recovery mode and OUTx_OCR_alert in SR4 is set to ' 1 ' In case of Thermal Expiration enabled (CR8: OUTx_OCR_THx_en = 1 ): <br> Bit is set after thermal expiration and output is turned off <br> Bit is latched until a "Read and clear" command |
| 22 | OUT1_LS_OC_TH_EX |  |
| 21 | OUT2_HS_OC_TH_EX |  |
| 20 | OUT2_LS_OC_TH_EX |  |
| 19 | OUT3_HS_OC_TH_EX |  |
| 18 | OUT3_LS_OC_TH_EX |  |
| 17 | OUT4_HS_OC_TH_EX |  |
| 16 | OUT4_LS_OC_TH_EX |  |
| 15 | OUT5_HS_OC_TH_EX |  |
| 14 | OUT5_LS_OC_TH_EX |  |
| 13 | OUT6_HS_OC_TH_EX |  |
| 12 | OUT6_LS_OC_TH_EX |  |
| 11 | OUT7_OC_TH_EX |  |
| 10 | OUT8_OC_TH_EX |  |
| 9 | OUT9_OC | Overcurrent shutdown <br> '1' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |
| 8 | OUT10_OC |  |
| 7 | OUT11_OC |  |
| 6 | OUT12_OC |  |
| 5 | OUT13_OC |  |
| 4 | OUT14_OC |  |
| 3 | OUT15_OC |  |
| 2 | OUTHS_OC_TH_EX | Overcurrent shutdown <br> '1' indicates the output was shut down due to overcurrent condition. If Overcurrent Recovery is disabled (CR7: OUTx_OCR = 0): <br> Bit is set upon overcurrent condition and output is turned off. If Overcurrent Recovery is enabled (CR7: OUTx_OCR = 1): <br> In case of overcurrent condition this bit is not set. The output goes into Overcurrent Recovery mode and OUTx_OCR_alert in SR4 is set to ' 1 ' In case of Thermal Expiration enabled (CR8: OUTx_OCR_THx_en = 1 ): <br> Bit is set after thermal expiration and output is turned off <br> Bit is latched until a "Read and clear" command |
| 1 | LS2FSO_OC | Overcurrent shutdown <br> '1' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |
| 0 | LS1FSO_OC |  |

### 7.5.4 Status Register SR4 (0x34)

Table 148. Status Register SR4 (0x34)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O - U U |
| Access | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R/C |  |  |  |  | R | R/C |  |

Table 149. SR4 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OCR_ALERT | Autorecovery Alert ' 1 ' indicates that the output reached the overcurrent threshold and is in autorecovery mode <br> Bit is not latched and cannot be cleared. |
| 22 | OUT1_LS_OCR_ALERT |  |
| 21 | OUT2_HS_OCR_ALERT |  |
| 20 | OUT2_LS_OCR_ALERT |  |
| 19 | OUT3_HS_OCR_ALERT |  |
| 18 | OUT3_LS_OCR_ALERT |  |
| 17 | OUT4_HS_OCR_ALERT |  |
| 16 | OUT4_LS_OCR_ALERT |  |
| 15 | OUT5_HS_OCR_ALERT |  |
| 14 | OUT5_LS_OCR_ALERT |  |
| 13 | OUT6_HS_OCR_ALERT |  |
| 12 | OUT6_LS_OCR_ALERT |  |
| 11 | OUT7_OCR_ALERT |  |
| 10 | OUT8_OCR_ALERT |  |
| 9:3 | Reserved | - |
| 2 | OUTHS_OCR_ALERT | Autorecovery Alert <br> ' 1 ' indicates that the output reached the overcurrent threshold and is in autorecovery mode <br> Bit is not latched and cannot be cleared. |

Table 149. SR4 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 1 | DSMON_HEAT | Drain-Source Monitoring Heater output <br> '1' indicates a short-circuit condition was detected <br> Bit is latched until a "Read and clear" command |
| 0 | ECV_OC | Overcurrent shutdown <br> '1' indicates the output was shut down due to overcurrent condition. <br> Bit is latched until a "Read and clear" command |

### 7.5.5 Status Register SR5 (0x35)

Table 150. Status Register SR5 ( $0 \times 35$ )

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |  | 13 | 12 | 11 | 10 |  | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & D_{1}^{\prime} \\ & 0_{1}^{\prime} \\ & \stackrel{I}{\square} \end{aligned}$ | $\begin{aligned} & \mathbf{o}_{1} \\ & 0 \\ & 1 \\ & \stackrel{1}{0} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & \stackrel{1}{1} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \frac{1}{1} \\ & \stackrel{6}{0} \\ & 0 \end{aligned}$ | $\stackrel{0}{0}$ |  | $\begin{aligned} & 0_{1} \\ & 0_{1} \\ & \mathbf{I}_{1} \\ & 5 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{o}_{1} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | 0 $\stackrel{\infty}{\circ}$ $\stackrel{\infty}{5}$ |  | $\begin{aligned} & { }^{1} \\ & 0 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \frac{1}{5} \\ & \frac{1}{2} \end{aligned}$ | $\frac{0_{1}}{\frac{1}{5}}$ |  | $\begin{aligned} & \mathbf{o}_{1} \\ & \stackrel{m}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\prime}_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & 0^{\prime} \\ & \stackrel{1}{5} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & \frac{0^{1}}{5} \\ & \stackrel{1}{5} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & \mathrm{I} \end{aligned}$ | O - U |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 151. SR5 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OL | Open-load <br> ' 1 ' indicates an open-load condition was detected at the output Bit is latched until a "Read and clear" command |
| 22 | OUT1_LS_OL |  |
| 21 | OUT2_HS_OL |  |
| 20 | OUT2_LS_OL |  |
| 19 | OUT3_HS_OL |  |
| 18 | OUT3_LS_OL |  |
| 17 | OUT4_HS_OL |  |
| 16 | OUT4_LS_OL |  |
| 15 | OUT5_HS_OL |  |
| 14 | OUT5_LS_OL |  |
| 13 | OUT6_HS_OL |  |
| 12 | OUT6_LS_OL |  |
| 11 | OUT7_OL |  |
| 10 | OUT8_OL |  |
| 9 | OUT9_OL |  |
| 8 | OUT10_OL |  |
| 7 | OUT11_OL |  |
| 6 | OUT12_OL |  |
| 5 | OUT13_OL |  |
| 4 | OUT14_OL |  |
| 3 | OUT15_OL |  |
| 2 | OUTHS_OL |  |
| 1 | GH_OL |  |
| 0 | ECV_OL |  |

### 7.5.6 Status Register SR6 (0x36)

Table 152. Status Register SR6 (0x36)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | Reserved |  |  |  | r <br> $\underset{Z}{Z}$ <br> U <br> U | $\begin{aligned} & \overline{\mathrm{I}} \\ & \underset{\sim}{\prime} \\ & \underset{u}{\prime} \end{aligned}$ | - |  | $\begin{aligned} & 0 \\ & U_{1} \\ & \mathfrak{l} \\ & \gtrless \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ |  |  | $\begin{aligned} & \underset{\sim}{\prime} \\ & \underset{\vdash}{\prime} \end{aligned}$ | $\begin{aligned} & \overline{J_{1}} \\ & \underset{ł}{\prime} \end{aligned}$ |  |  | $\begin{aligned} & 0 \\ & 0 \\ & \vdots \\ & \stackrel{\rightharpoonup}{i} \\ & \stackrel{\omega}{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \vdots \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\rightharpoonup}{\sigma} \\ & \curvearrowleft \end{aligned}$ |  |  |  |
| Access |  |  |  | R/ |  |  |  |  | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 153. SR6 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | WD_TIMER_STATE_1 | Watchdog timer status |
| 22 | WD_TIMER_STATE_0 | $\begin{aligned} & 00: 0-33 \% \\ & \text { 01: } 33-66 \% \\ & \text { 11: 66-100\% } \end{aligned}$ |
| 21:18 | Reserved | - |
| 17 | ECV_VNR | Electrochrome voltage not reached: electrochrome voltage status ' 1 ' indicates the electrochrome voltage is not reached Bit is not latched |
| 16 | ECV_VHI | Electrochrome voltage high: electrochrome voltage status '1' indicates the electrochrome voltage is not reached Bit is not latched |
| 15:14 | Resrved | - |
| 13 | TW_CL6 | Thermal warning for Cluster x <br> ' 1 ' indicates Cluster $x$ has reached the thermal warning threshold <br> Bit is latched until a "Read and clear" command |
| 12 | TW_CL5 |  |
| 11 | TW_CL4 |  |
| 10 | TW_CL3 |  |
| 9 | TW_CL2 |  |
| 8 | TW_CL1 |  |
| 7:6 | Reserved | - |

Table 153. SR6 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 5 | TSD1_CL6 | Thermal shutdown of Cluster x <br> ' 1 ' indicates Cluster x has reached the thermal shutdown threshold (TSD1) and the output cluster was shut down <br> Bit is latched until a "Read and clear" command |
| 4 | TSD1_CL5 |  |
| 3 | TSD1_CL4 |  |
| 2 | TSD1_CL3 |  |
| 1 | TSD1_CL2 |  |
| 0 | TSD1_CL1 |  |

### 7.5.7 Status Register SR7 (0x37) to SR9 (0x39)

Table 154. Status Register SR7 ( $0 \times 37$ ) to SR9 ( $0 \times 39$ )

|  | 2322 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \underset{\sim}{\otimes} \\ & \stackrel{\rightharpoonup}{ \pm} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\sim}{2} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{N}_{\prime}^{\prime} \\ & x^{\prime} \\ & \mathbf{U}_{\prime}^{\prime} \\ & \sum_{\dot{\prime}}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \mathbf{L}_{1} \\ & x_{1}^{\prime} \\ & 0 \\ & \sum_{\dot{\prime}}^{n} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & m_{\prime}^{\prime} \\ & x_{1}^{\prime} \\ & \sum_{\dot{\prime}}^{n} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & x_{1}^{\prime} \\ & \bigcup_{1} \\ & \sum_{\dot{U}}^{n} \end{aligned}$ | $\begin{aligned} & \frac{x_{U}^{\prime}}{0} \\ & \sum_{\underset{\bullet}{n}}^{1} \end{aligned}$ | $\begin{aligned} & 0_{i}^{\prime} \\ & x_{1}^{\prime} \\ & \sum_{\dot{\mid}}^{n} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \frac{1}{\lambda} \\ & \sum_{i}^{n} \\ & \stackrel{n}{n} \end{aligned}$ | $\begin{aligned} & n_{1} \\ & \lambda_{1}^{\prime} \\ & \sum_{\dot{\prime}}^{n} \end{aligned}$ |  |  | $\begin{aligned} & N_{1} \\ & \lambda \\ & \vdots \\ & \sum_{i}^{\prime} \\ & \underset{\sim}{n} \end{aligned}$ |  |  |
| Access | R/C | R |  |  |  |  |  |  |  |  |  |  | C | R |  |  |  |  |  |  |  |  |  |  |

Where:
$x=2+\left(z^{*} 2\right), z=0$ to 2
$y=1+\left(z^{*} 2\right), z=0$ to 2
Table 155. SR7 to SR9 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | TEMP_CLx_9 | Temperature Cluster x : Binary coded voltage of temperature diode for cluster x (bit12 = LSB; bit21 = MSB) (see Section 4.34: Thermal clusters) <br> Bits cannot be cleared. |
| 20 | TEMP_CLx_8 |  |
| 19 | TEMP_CLx_7 |  |
| 18 | TEMP_CLx_6 |  |
| 17 | TEMP_CLx_5 |  |
| 16 | TEMP_CLx_4 |  |
| 15 | TEMP_CLx_3 |  |
| 14 | TEMP_CLx_2 |  |
| 13 | TEMP_CLx_1 |  |
| 12 | TEMP_CLx_0 |  |
| 11:10 | Reserved | - |

Table 155. SR7 to SR9 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | TEMP_CLy_9 | Temperature Cluster y : binary coded voltage of temperature diode for cluster y (bit0 = LSB; bit9 = MSB) (see Section 4.34: Thermal clusters) <br> Bits cannot be cleared. |
| 8 | TEMP_CLy_8 |  |
| 7 | TEMP_CLy_7 |  |
| 6 | TEMP_CLy_6 |  |
| 5 | TEMP_CLy_5 |  |
| 4 | TEMP_CLy_4 |  |
| 3 | TEMP_CLy_3 |  |
| 2 | TEMP_CLy_2 |  |
| 1 | TEMP_CLy_1 |  |
| 0 | TEMP_CLy_0 |  |

### 7.5.8 Status Register SR10 (0x3A)

Table 156. Status Register SR10 (0x3A)

|  | $23 \quad 22$ | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \text { D} \\ & \stackrel{\otimes}{\otimes} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\sim}{\otimes} \end{aligned}$ |  |  | $\begin{array}{\|l\|} \hline N_{1} \\ \underset{\sim}{u} \\ \underset{\sim}{\sim} \\ \underset{y}{n} \\ \hline \end{array}$ | $\begin{aligned} & \hline e_{1} \\ & 0 \\ & \underset{\sim}{\underset{\sim}{w}} \\ & \end{aligned}$ | $\begin{aligned} & 0_{1}^{\prime} \\ & 0 \\ & \underset{\sim}{w} \\ & \end{aligned}$ |  | $\begin{aligned} & \hline \underset{\sim}{m} \\ & \stackrel{1}{\mu} \\ & \underset{\sim}{\infty} \end{aligned}$ | $\begin{aligned} & \hline N_{1} \\ & 0 \\ & \underset{\sim}{\sim} \\ & \end{aligned}$ |  | $\begin{aligned} & \hline 0 \\ & 0 \\ & \underset{\sim}{\underset{\sim}{w}} \\ & \\ & \hline \end{aligned}$ | Reserved |  |  |  |  |  |  |  |  |  |  |  |
| Access | R/C | R |  |  |  |  |  |  |  |  |  | R/C |  |  |  |  |  |  |  |  |  |  |  |

Table 157. SR10 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | VSREG_9 | Binary coded voltage at $\mathrm{V}_{\text {SREG }}$ pin (bit12 $=$ LSB; bit21 $=\mathrm{MSB}$ ) <br> 000000 0000: 0V <br> xx xxxx xxxx: $\mathrm{V}_{\text {AINVS }} / 1023 \mathrm{x}$ register value <br> 111111 1111: $V_{\text {AINVS }}$ <br> Bits cannot be cleared. |
| 20 | VSREG_8 |  |
| 19 | VSREG_7 |  |
| 18 | VSREG_6 |  |
| 17 | VSREG_5 |  |
| 16 | VSREG_4 |  |
| 15 | VSREG_3 |  |
| 14 | VSREG_2 |  |
| 13 | VSREG_1 |  |
| 12 | VSREG_0 |  |
| 11:0 | Reserved | - |

### 7.5.9 Status Register SR11 (0x3B)

Table 158. Status Register SR11 (0x3B)

|  | 2322 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \Phi_{1} \\ & \infty \\ & > \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & \rho^{\prime} \end{aligned}$ | $\begin{aligned} & \hat{N}^{\prime} \\ & \mathscr{O}^{\prime} \end{aligned}$ | $\begin{aligned} & \theta_{1} \\ & 9^{\prime} \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & 0 \\ & \gg \end{aligned}$ | $\begin{aligned} & \forall \\ & 0^{\prime} \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \underset{\sim}{1} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & 9 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 9 \\ & 9 \end{aligned}$ |  |  | $\begin{aligned} & \sigma_{1} \\ & 3 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & r_{1}^{\prime} \\ & \jmath^{\prime} \\ & \vdots \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & \gtrless_{1} \end{aligned}$ | $\begin{aligned} & n^{n} \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & \sigma_{1} \\ & \jmath^{2} \\ & 3 \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \stackrel{y}{2} \\ & \vdots \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \stackrel{y}{\prime} \\ & \vdots \end{aligned}$ | $\stackrel{\text { 「 }}{ }$ | $\stackrel{0}{3}$ |
| Access | R/C | R |  |  |  |  |  |  |  |  |  |  | C | R |  |  |  |  |  |  |  |  |  |

Table 159. SR11 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | Reserved | - |
| 21 | VS_9 | Binary coded voltage at $\mathrm{V}_{\mathrm{S}}$ pin (bit12 $=\mathrm{LSB}$; bit21 $=\mathrm{MSB}$ ) <br> 000000 0000: 0V <br> xx xxxx xxxx: $V_{\text {AINVS }} / 1023 \mathrm{x}$ register value <br> 111111 1111: $\mathrm{V}_{\text {AINVS }}$ <br> Bits cannot be cleared. |
| 20 | VS_8 |  |
| 19 | VS_7 |  |
| 18 | VS_6 |  |
| 17 | VS_5 |  |
| 16 | VS_4 |  |
| 15 | VS_3 |  |
| 14 | VS_2 |  |
| 13 | VS_1 |  |
| 12 | VS_0 |  |
| 11:10 | Reserved | - |
| 9 | VWU_9 | Binary coded voltage at WU pin (bit0 = LSB; bit9 = MSB) <br> 000000 0000: 0V <br> xx xxxx xxxx: $V_{\text {AINVS }} / 1023 x$ register value <br> 111111 1111: $V_{\text {AINVS }}$ <br> Bits cannot be cleared. |
| 8 | VWU_8 |  |
| 7 | VWU_7 |  |
| 6 | VWU_6 |  |
| 5 | VWU_5 |  |
| 4 | VWU_4 |  |
| 3 | VWU_3 |  |
| 2 | VWU_2 |  |
| 1 | VWU_1 |  |
| 0 | VWU_0 |  |

### 7.5.10 Status Register SR12 (0x3C)

Table 160. Status Register SR12 (0x3B)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \underset{\sim}{\otimes} \\ & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\sim}{\otimes} \end{aligned}$ |  |  |  | $\begin{aligned} & m_{1} \\ & {\underset{\sim}{u}}_{u}^{u} \\ & \hline \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \underset{\sim}{u} \\ & \underset{u}{u} \end{aligned}$ | $\begin{aligned} & r_{1} \\ & \underset{\sim}{u} \\ & \underset{\sim}{u} \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{\rightharpoonup}{\grave{u}} \\ & \underset{u}{u} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{0}{2}$ | $\frac{0}{3}$ |  |  |
| Access |  |  | R |  |  |  |  |  |  |  |  |  | R/C |  | R |  |  |  |  |  |  |  |  |  |

Table 161. SR12 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:21 | Reserved | - |
| 20 | FECNT_4 | CAN Frame Detect Error Counter <br> This counter is increased by 1 in case a frame was not received/decoded correctly (CRC error, stuff-bit error, form error). <br> The counter is decreased by 1 with every frame which is decoded correctly If FECNT $=31$, the next erroneous frame will wake-up the device, set FDERR $=1$ and reset FECNTx $=0$ <br> 'Live' Bit Updated after each sent CAN Frame |
| 19 | FECNT_3 |  |
| 18 | FECNT_2 |  |
| 17 | FECNT_1 |  |
| 16 | FECNT_0 |  |
| 15 | Reserved | - |
| 14 | SWRD_CR29 | Status flag for Read operation to Selective Wakeup relevant Registers <br> 0 : Read not done <br> 1: Read done <br> All bits must be ' 1 ' in order to allow activation of selective wake-up (set SWEN = 1) <br> Bits are automatically cleared if the configuration of the respective Control Register is modified |
| 13 | SWRD_CR28 |  |
| 12 | SWRD_CR27 |  |
| 11 | SWRD_CR26 |  |
| 10 | SWRD_CR25 |  |
| 9 | SWRD_CR24 |  |
| 8 | SWRD_CR23 |  |
| 7 | SYSERR | CAN System Error <br> Bit is a logical OR combination of: <br> NOT(SWRD_x) OR OSC_Fail OR FD_ERR <br> If SWRD_x are all $1, O_{\text {I }}$ _Fail is 0 and FD_ERR is 0 , this bit is 0 , otherwise this bit is 1 . <br> The selective wake feature cannot be enabled $\left(S W \_E N=1\right) \text { if SYS_ERR = } 1$ <br> In case of a SYS_ERR the selective wake-up feature is disabled (SW_EN = 0) <br> Live bit; will be updated upon change of SWRD_x, OSC_Fail and FD_ERR |
| 6 | OSC_FAIL | CAN selective wake oscillator failure OSC Failure Flag (used device internally) Bit is latched until a read and clear access |

Table 161. SR12 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 5 | CAN_SILENT | Online monitoring bit to see if there is silence on the bus for longer than $\mathrm{t}_{\text {silence }}$ This flag shows the actual status of the CAN bus (activity/silence). A microcontroller in Stop mode may check this flag priodically |
| 4 | TX_SYNC | Status flag for synchronous reference oscillator of the CAN transceiver. Indicates that the last received frame was decoded correctly <br> 0 : Not synchronous <br> 1: Synchronous <br> 'Live' Bit Updated after each sent CAN Frame |
| 3 | CANTO | CAN communication timeout Bit is set if there is no communication on the bus for $t>t_{\text {Silence }}$ CANTO indicates that there was a transition from TRX BIAS to TRX Sleep Bit is latched until a read and clear access |
| 2 | WUP | Wake up flag for Wake up Pattern Bit is latched until a read and clear access |
| 1 | WUF | Wake up flag for Wake up Frame Bit is latched until a read and clear access |
| 0 | FDERR | Frame Detect Error <br> This bit is set at overflow of the Frame Error Counter (FECNT) in SR12 In case of a Frame Detect Error, the device will wake up from TRX BIAS mode Bit is latched until a read and clear access |

## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 8.1 LQFP-64 package information

Figure 62. LQFP-64 package dimension


Table 162. LQFP-64 mechanical data

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| $\Theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $6^{\circ}$ |
| $\Theta 1$ | $0^{\circ}$ | $9^{\circ}$ | $12^{\circ}$ |
| $\Theta 2$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| $\Theta 3$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |

Table 162. LQFP-64 mechanical data (continued)

| Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A |  |  | 1.60 |
| A1 | 0.05 |  | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b |  |  | 0.27 |
| b1 | 0.17 | 0.20 | 0.23 |
| c | 0.09 |  | 0.20 |
| c1 | 0.09 | 0.127 | 0.16 |
| D | 12.00 BSC |  |  |
| D1 | 10.00 BSC |  |  |
| D2 |  |  | 6.85 |
| D3 | 5.7 |  |  |
| e | 0.50 BSC |  |  |
| E | 12.00 BSC |  |  |
| E1 | 10.00 BSC |  |  |
| E2 |  |  | 4.79 |
| E3 | 3.3 |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 1.00 |  |  |
| N | 64 |  |  |
| R1 | 0.08 |  |  |
| R2 | 0.08 |  | 0.20 |
| S | 0.20 |  |  |
| Tolerance of form and position |  |  |  |
| aaa | 0.20 |  |  |
| bbb | 0.20 |  |  |
| ccc | 0.08 |  |  |
| ddd | 0.08 |  |  |

Figure 63. LQFP-64 footprint


### 8.2 LQFP-64 marking information

Figure 64. LQFP-64 marking information


Parts marked as ES are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

## $9 \quad$ Revision history

Table 163. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 16-Mar-2016 | 1 | Initial release. |
|  | 2 | Updated Table 3: Absolute maximum ratings; <br> Updated Table 12: Reset output; <br> Updated Table 15: Charge pump electrical <br> characteristics; <br> Updated Table 17: Power outputs switching times; <br> Updated Table 18: Current monitoring; <br> Updated Table 20: H-bridge driver; <br> Updated Section 4.7.2: Non-recoverable failures - <br> forced Vbat_standby mode; <br> Updated Table 115: CR10 signals description; <br> Updated Table 143: SR1 signals description; <br> Added Section 8.2: LQFP-64 marking information |
| 12-Sep-2016 2016 | 3 | Updated Table 4: ESD protection. <br> 29-Sep-2016$\quad 4$ |
| 11-Mar-2019 | Added AEC Q100 compliant qualified <br> Updated Section 8.2: LQFP-64 marking information |  |
|  | Moved "Device summary" table in cover page. <br> Added the "Sustainable Technology" logo to the <br> datasheet in cover page. |  |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2019 \text { STMicroelectronics - All rights reserved }
$$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G


[^0]:    1. $\operatorname{SW} E N=0, P N W \_E N=0$ :

    - wake-up according ISO 11898-5:2007 (on WUP)
    - Flags: Wake_CAN, WUP

    SW_EN = 1:
    — wake-up according ISO 11898-6:2013 (on WUP/WUF combination)

    - After the reception of a wake-up pattern (WUP) the CAN Enhanced Voltage Biasing is turned on until a CAN timeout is detected
    — Flags: Wake_CAN, WUP, WUF

