life. augmented

## LED5000

## 3 A monolithic step-down current source with dimming capability

Datasheet - production data


## Features

- 5.5 V to 48 V operating input voltage range
- 850 kHz fixed switching frequency
- $\quad 200 \mathrm{mV}$ typ. current sense voltage drop
- Buck / buck-boost / floating boost topologies
- PWM dimming
- $\pm 3 \%$ output current accuracy overtemperature
- $200 \mathrm{~m} \Omega$ typical Rdson
- Peak current mode architecture
- Short-circuit protection
- Compliant with ceramic output capacitors
- Inhibit for zero current consumption
- Thermal shutdown


## Applications

- High brightness LED driving
- Street lighting
- Signage
- Halogen bulb replacement
- General lighting


## Description

The LED5000 device is an 850 kHz fixed switching frequency monolithic step-down DC-DC converter designed to operate as a precise constant current source with an adjustable current capability up to 3 A DC. The embedded PWM dimming circuitry features LED brightness control. The regulated output current level is set by connecting a sensing resistor to the feedback pin. The 200 mV typical Rsense voltage drop enhances performance in terms of efficiency. The size of the overall application is minimized thanks to the high switching frequency and its compatibility with ceramic output capacitors. The device is fully protected against overheating, overcurrent and output short-circuit. The LED5000 is available in an HSOP8 package.

Figure 1: Typical application circuit


## Contents

1 Pin settings ..... 4
1.1 Pin connection. ..... 4
1.2 Pin description. ..... 4
2 Maximum ratings ..... 5
2.1 Maximum ratings ..... 5
2.2 Thermal data ..... 5
2.3 ESD protection ..... 5
3 Electrical characteristics ..... 6
4 Functional description ..... 8
4.1 Power supply and voltage reference .....  8
4.2 Voltage monitor ..... 9
4.3 Soft-start ..... 9
4.4 Dimming block ..... 10
4.5 Inhibit block ..... 10
4.6 Error amplifier ..... 10
4.7 Thermal shutdown ..... 10
5 Application notes - buck conversion ..... 11
5.1 Closing the loop ..... 11
5.2 Gco(s) control to output transfer function ..... 11
5.3 Error amplifier compensation network ..... 13
5.4 LED small signal model ..... 14
5.5 Total loop gain ..... 16
5.6 Compensation network design ..... 16
5.7 Example of system design ..... 17
5.8 Dimming operation ..... 19
5.8.1 Dimming frequency vs. dimming depth ..... 21
5.9 Component selection ..... 23
5.9.1 Sensing resistor. ..... 23
5.9.2 Inductor and output capacitor selection. ..... 23
5.9.3 Input capacitor ..... 25
5.10 Layout considerations ..... 27
5.11 Thermal considerations ..... 28
5.12 Short-circuit protection ..... 30
5.13 Application circuit ..... 33
6 Application notes - alternative topologies ..... 36
6.1 Inverting buck-boost ..... 36
6.2 Positive buck-boost ..... 40
6.3 Floating boost. ..... 43
6.4 Compensation network design for alternative topologies ..... 48
6.4.1 $f_{p}<B W$ ..... 49
6.4.2 fp > BW ..... 50
7 Package information ..... 51
7.1 HSOP8 package information. ..... 51
8 Ordering information ..... 53
9 Revision history ..... 54

## 1 <br> Pin settings

### 1.1 Pin connection

Figure 2: Pin connection (top view)


### 1.2 Pin description

Table 1: Pin description

|  | Type | Description |
| :---: | :---: | :--- |
| 1 | BOOT | Analog circuitry power supply connection |
| 2 | DIM | Dimming control input. Logic low prevents the switching activity, logic high enables it. A <br> square wave on this pin implements LEDs current PWM dimming. Connect to VIN if not <br> used (see Section 5.8: "Dimming operation") |
| 3 | INH | Inhibit pin. Connect to GND if not used |
| 4 | COMP | Analog circuitry |
| 5 | FB | Feedback input. Connect a proper sensing resistor to set the LED current |
| 6 | GND | Ground connection |
| 7 | VIN | Power input voltage |
| 8 | SW | Switching node |
| - | e.p. | Exposed pad to be connected to GND to increase the package thermal performance <br> and the device noise immunity |

## 2 Maximum ratings

### 2.1 Maximum ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Power supply input voltage | -0.3 to 52 | V |
| $\mathrm{~V}_{\text {INH }}$ | Inhibit input | -0.3 to 7 | V |
| $\mathrm{~V}_{\text {DIM }}$ | Dimming input | -0.3 to $\left(\mathrm{V}_{\text {IN }}+0.3\right)$ | V |
| $\mathrm{V}_{\text {COMP }}$ | Comp output | -0.3 to 3 | V |
| BOOT | Bootstrap pin | -0.3 to 55 | V |
| SW | Switching node | -1 to $\left(\mathrm{V}_{\text {IN }}+0.3\right)$ | V |
| $\mathrm{V}_{\text {FB }}$ | Feedback voltage | -0.3 to 3 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating junction temperature range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature (soldering 10 sec.) | 260 | ${ }^{\circ} \mathrm{C}$ |

### 2.2 Thermal data

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th JA }}{ }^{(1)}$ | Thermal resistance junction ambient | 40 | ${ }^{\circ} \mathrm{CM}$ |

## Notes:

${ }^{(1)}$ Device soldered to the STEVAL-ILL056V1 demonstration board.

### 2.3 ESD protection

Table 4: ESD protection

| Symbol | Test condition | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| ESD | HBM | 4 | KV |
|  | MM | 500 | V |

## 3 Electrical characteristics

All tests performed at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=0 \mathrm{~V}$ unless otherwise specified. The specification is guaranteed from -40 to $+125^{\circ} \mathrm{C}-\mathrm{T}_{\jmath}$ temperature range by design, characterization and statistical correlation.

Table 5: Electrical characteristics

| Symbol | Parameter | Test condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN | Operating input voltage range |  |  | 5.5 |  | 48 | V |
| R DS (on) | MOSFET on resistance | $\mathrm{Isw}=1 \mathrm{~A}$ |  |  | 0.2 | 0.4 | $\Omega$ |
| Isw | Maximum limiting current |  |  | 3.7 | 4.5 | 5.2 | A |
| thiccup | Hiccup time |  |  |  | 16 |  | ms |
| fsw | Switching frequency |  |  | 600 | 850 | 1000 | kHz |
|  | Duty cycle |  | (1) |  | 90 |  | \% |
| Ton min | Minimum conduction time of the power element |  | (1) |  | 90 |  | ns |
| Toff min | Minimum conduction time of the external diode |  | (1) | 75 | 90 | 120 | ns |
| DC characteristics |  |  |  |  |  |  |  |
| $V_{\text {Fb }}$ | Voltage feedback |  |  | 194 | 200 | 206 | mV |
| IfB | FB biasing current |  |  |  | 50 |  | nA |
| $\mathrm{I}_{\mathrm{q}}$ | Quiescent current | V ${ }_{\text {dim }}>1.5 \mathrm{~V}$ |  |  | 1.3 | 2 | mA |
|  |  | $\mathrm{V}_{\text {dim }}>1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=48 \mathrm{~V}$ |  |  | 1.7 | 2.4 | mA |
| lqst-by | Standby quiescent current | $\mathrm{V}_{\text {INH }}>1.5 \mathrm{~V}$ |  | 12 | 16 | 34 | $\mu \mathrm{A}$ |
| Inhibit |  |  |  |  |  |  |  |
| VINH | Inhibit levels | Device ON $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V} \text { to } 48 \mathrm{~V}$ |  |  |  | 0.5 | V |
|  |  | Device OFF $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \text { to } 48 \mathrm{~V}$ |  | 1.5 |  |  | V |
| linh | Inhibit biasing current | V INH $=5 \mathrm{~V}$ |  | 0.7 | 1.6 | 2.5 | $\mu \mathrm{A}$ |
| Dimming |  |  |  |  |  |  |  |
| V ${ }_{\text {dim }}$ | Dimming levels | Switching activity $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ to 48 V |  | 2.2 |  |  | V |
|  |  | Switching activity prevented $\mathrm{V} \text { IN }=5.5 \mathrm{~V} \text { to } 48 \mathrm{~V}$ |  |  |  | 0.5 | V |
| Error amplifier |  |  |  |  |  |  |  |
| Voh | High level output voltage | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 3 |  |  | V |
| Vol | Low level output voltage | $\mathrm{V}_{\mathrm{FB}}=400 \mathrm{mV}$ |  |  |  | 150 | mV |
| lo source | Source output current | $\mathrm{V}_{\text {comp }}=1.5 \mathrm{~V}$; $\mathrm{V}_{\text {FB }}=0 \mathrm{~V}$ |  | 16 | 23 | 30 | $\mu \mathrm{A}$ |


| Symbol | Parameter | Test condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lo sink | Sink output current | $\begin{aligned} & \mathrm{V}_{\text {comp }}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{FB}}=0.4 \\ & \mathrm{~V} \end{aligned}$ |  | 16 | 23 | 30 | $\mu \mathrm{A}$ |
| lb | Source bias current | $\mathrm{V}_{\mathrm{FB}}=250 \mathrm{mV}$ |  |  | 50 |  | nA |
|  | DC open loop gain | $\mathrm{RL}=\infty$ | (1) |  | 90 |  | dB |
| gm | Transconductance | $\begin{aligned} & \text { Ісомр }=\text { TBD; } \\ & \text { Vсомр }=\text { TBD } \end{aligned}$ |  |  | 220 |  | $\mu \mathrm{S}$ |
| Thermal shutdown |  |  |  |  |  |  |  |
| Tshdwn | Thermal shutdown temperature |  | (1) | 140 | 150 | 160 | ${ }^{\circ} \mathrm{C}$ |
| THYS | Thermal shutdown hysteresis |  | (1) |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## Notes:

${ }^{(1)}$ Parameter guaranteed by design.

## 4 Functional description

The LED5000 is based on a "peak current mode" architecture with fixed frequency control. As a consequence the intersection between the error amplifier output and the sensed inductor current generates the control signal to drive the power switch.
The main internal blocks shown in the block diagram in Figure 3: "LED5000 block diagram" are:

- A fully integrated sawtooth oscillator with a typical frequency of 850 kHz
- A transconductance error amplifier
- A high side current sense amplifier to track the inductor current
- A pulse width modulator (PWM) comparator and the circuitry necessary to drive the internal power element
- The soft-start circuitry to decrease the inrush current at power-up
- The dimming block to implement PWM dimming
- The inhibit block for standby operation
- The current limitation circuit based on the pulse-by-pulse current and the HICCUP protection
- The bootstrap circuitry to drive the embedded NMOS switch
- A circuit to implement the thermal protection function

Figure 3: LED5000 block diagram


### 4.1 Power supply and voltage reference

The internal regulator circuit consists of a startup circuit, an internal voltage pre-regulator, the bandgap voltage reference and the bias block that provides current to all the blocks. The starter supplies the startup current to the entire device when the input voltage goes high and the device is enabled (inhibit pin connected to ground). The pre-regulator block supplies the bandgap cell with a pre-regulated voltage that has a very low supply voltage noise sensitivity.

### 4.2 Voltage monitor

An internal block continuously senses the $\mathrm{V}_{\mathrm{cc}}, \mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{\mathrm{bg}}$. If the monitored voltages are good, the regulator begins operating. There is also a hysteresis on the $\mathrm{V}_{\mathrm{cc}}$ (UVLO).

Figure 4: Internal circuit


### 4.3 Soft-start

The startup phase is implemented ramping the reference of the embedded error amplifier in 1 msec typ. time. It minimizes the inrush current and decreases the stress of the power components at power up.

Figure 5: Soft-start open


During normal operation a new soft-start cycle takes place in case of:

- thermal shutdown event
- UVLO event

The soft-start is disabled during the dimming operation to maximize the dimming performance.

### 4.4 Dimming block

The DIM input features the LED brightness control with the PWM dimming operation (see Section 5.8: "Dimming operation").

### 4.5 Inhibit block

The inhibit block features the standby mode accordingly with Table 5: "Electrical characteristics ". The INH pin high level disables the device so the power consumption is reduced to less than $40 \mu \mathrm{~A}$. The INH pin is 5 V tolerant.

### 4.6 Error amplifier

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non inverting input is connected to the internal voltage reference ( 200 mV ), while the inverting input (FB) is connected to the output current sensing resistor.

Table 6: Uncompensated error amplifier characteristics

| Description | Values |
| :---: | :---: |
| Transconductance | $220 \mu \mathrm{~S}$ |
| Low frequency gain | 90 dB |

The error amplifier output is compared with the inductor current sense information to perform PWM control.

### 4.7 Thermal shutdown

The shutdown block generates a signal that disables the power stage if the temperature of the chip goes higher than a fixed internal threshold ( $150 \pm 10^{\circ} \mathrm{C}$ typical). The sensing element of the chip is close to the PDMOS area, ensuring fast and accurate temperature detection. A $15{ }^{\circ} \mathrm{C}$ typical hysteresis prevents the device from turning ON and OFF continuously during the protection operation.

## 5 Application notes - buck conversion

### 5.1 Closing the loop

Figure 6: Block diagram of the loop


### 5.2 Gco(s) control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as:

## Equation 1

$$
G_{C O}(s)=\frac{R_{L O A D}}{R_{C S}} \cdot \frac{1}{1+\frac{R_{0} \cdot T_{S W}}{L} \cdot\left[m_{C} \cdot(1-D)-0.5\right]} \cdot \frac{\left(1+\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{\omega_{p}}\right)} \cdot F_{H}(s)
$$

where Rload represents the load resistance (see Section 5.4: "LED small signal model"), Rcs the equivalent sensing resistor of the current sense circuitry equal to $0.38, \omega_{p}$ the single pole introduced by the LC filter and $\omega_{z}$ the zero given by the ESR of the output capacitor.
$\mathrm{F}_{\mathrm{H}}(\mathrm{s})$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

## Equation 2

$$
\omega_{z}=\frac{1}{\mathrm{ESR} \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

where ESR is the equivalent series resistor to the output capacitor.

## Equation 3

$$
\omega_{\mathrm{P}}=\frac{1}{\mathrm{R}_{\mathrm{LOAD}} \cdot \mathrm{C}_{\mathrm{OUT}}}+\frac{\mathrm{m}_{\mathrm{C}} \cdot(1-\mathrm{D})-0.5}{\mathrm{~L} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot f_{\mathrm{SW}}}
$$

where:

## Equation 4

$$
\left\{\begin{array}{l}
m_{C}=1+\frac{S_{e}}{S_{n}} \\
s_{e}=V_{p p} \cdot f_{S W} \\
S_{n}=\frac{V_{I N}-V_{O U T}}{L} \cdot R_{C S}
\end{array}\right.
$$

$S_{n}$ represents the slope of the sensed inductor current, $S_{e}$ the slope of the external ramp ( $V_{\text {PP }}$ peak to peak amplitude equal to 1.2 V ) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over $50 \%$.

The sampling effect contribution $\mathrm{F}_{\mathrm{H}}(\mathrm{s})$ is:

## Equation 5

$$
F_{H}(s)=\frac{1}{1+\frac{s}{\omega_{n} \cdot Q_{P}}+\frac{s^{2}}{\omega_{n}^{2}}}
$$

where:

## Equation 6

$$
\omega_{\mathrm{n}}=\pi \cdot \mathrm{f}_{\mathrm{SW}}
$$

and

## Equation 7

$$
Q_{P}=\frac{1}{\pi \cdot\left[m_{C} \cdot(1-D)-0.5\right]}
$$

### 5.3 Error amplifier compensation network

The external compensation network connected at the output of the error amplifier is dimensioned to stabilize the system depending on the application conditions.

Figure 7: Transconductance embedded error amplifier


Rc and $\mathrm{C}_{\mathrm{c}}$ introduce a pole and a zero in the open loop gain. $\mathrm{C}_{\mathrm{p}}$ does not significantly affect system stability but it can be useful to reduce the noise at the output of the error amplifier.

The transfer function of the error amplifier and its compensation network is:

## Equation 8

$$
A_{0}(s)=\frac{A_{V 0} \cdot\left(1+s \cdot R_{c} \cdot C_{c}\right)}{s^{2} \cdot R_{0} \cdot\left(C_{0}+C_{p}\right) \cdot R_{c} \cdot C_{c}+s \cdot\left(R_{0} \cdot C_{c}+R_{0} \cdot\left(C_{0}+C_{p}\right)+R_{c} \cdot C_{c}\right)+1}
$$

Where $A_{v o}=G_{m} \cdot R_{0}\left(R_{o}=\right.$ output resistor of OTA $\left.=200 * 10 \wedge 6 \Omega\right)$.
The poles of this transfer function are (if $C_{c} \gg C_{0}+C_{P}$ ):

## Equation 9

$$
f_{P L F}=\frac{1}{2 \cdot \pi \cdot R_{0} \cdot C_{c}}
$$

## Equation 10

$$
f_{P H F}=\frac{1}{2 \cdot \pi \cdot R_{c} \cdot\left(C_{0}+C_{p}\right)}
$$

whereas the zero is defined as:
Equation 11

$$
F_{Z}=\frac{1}{2 \cdot \pi \cdot R_{c} \cdot C_{c}}
$$

### 5.4 LED small signal model

Once the system reaches the working condition the LEDs composing the row are biased and their equivalent circuit can be considered as a resistor for frequencies $\ll 1 \mathrm{MHz}$.

The LED manufacturer typically provides the equivalent dynamic resistance of the LED biased at a different DC current. This parameter is required to study the behavior of the system in the small signal analysis.

For instance, the equivalent dynamic resistance of Luxeon III Star from Lumiled measured with different biasing current levels is reported below:

$$
r_{\text {LED }} \begin{cases}1.3 \Omega & \mathrm{I}_{\mathrm{LED}}=350 \mathrm{~mA} \\ 0.9 \Omega & \mathrm{I}_{\mathrm{LED}}=700 \mathrm{~mA}\end{cases}
$$

In case the LED datasheet does not provide the equivalent resistor value, it can be easily derived as the tangent to the diode I-V characteristic in the present working point (see Figure 8: "Equivalent series resistor").

Figure 8: Equivalent series resistor


Figure 9: "Load equivalent circuit" shows the equivalent circuit of the LED constant current generator.

The equivalent loading resistor in the LEDs working point is:

## Equation 12

$$
R_{\text {LOAD }}=n_{\text {LED }} \cdot r_{\text {LED }}+R_{S}
$$

where $\mathrm{R}_{\mathrm{s}}$ is the resistor put in series to the LED string.

Figure 9: Load equivalent circuit


As a consequence the LED equivalent circuit gives the $\alpha_{\text {LED }}(\mathrm{s})$ term correlating the output voltage with the high impedance FB input:
Equation 13

$$
a_{\text {LED }}\left(n_{\text {LED }}\right)=\frac{R_{\text {SENSE }}}{n_{\text {LED }} \cdot r_{\text {LED }}+R_{\text {SENSE }}}
$$

### 5.5 Total loop gain

In summary, the open loop gain can be expressed as:

## Equation 14

$$
\mathrm{G}(\mathrm{~s})=\mathrm{G}_{\mathrm{CO}}(\mathrm{~s}) \cdot \mathrm{A}_{0}(\mathrm{~s}) \cdot \alpha_{\mathrm{LED}}\left(\mathrm{n}_{\mathrm{LED}}\right)
$$

### 5.6 Compensation network design

The maximum bandwidth of the system can be designed up to $\mathrm{fsw}^{2} / 6$ to guarantee a valid small signal model.

## Equation 15

$$
\frac{\omega_{\mathrm{P}}}{2 \cdot \pi}<\mathrm{BW} \leq \mathrm{BW}_{\mathrm{MAX}}=\frac{\mathrm{f}_{\mathrm{SW}}}{6}
$$

where $\omega_{\mathrm{P}}$ (Equation 3) is the pole introduced by the power components. The following calculations are valid in the hypothesis that BW > $\omega$ P which is the typical condition.
With the power components selected in accordance with Section 5.9: "Component selection" and given the BW specification, the components composing the compensation network can be calculated as:

## Equation 16

$$
R_{C}=\frac{1+\frac{R_{L O A D} \cdot T_{S W}}{L} \cdot\left[m_{C} \cdot(1-D)-0.5\right]}{f_{P}} \cdot \frac{B W \cdot R_{C S}}{G_{m} \cdot R_{S}}
$$

where the term $\mathrm{m}_{\mathrm{c}}$ is represented in Equation 4, RLOAD the equivalent loading resistor (Equation 12), Rs the resistor put in series to the LED string, $\mathrm{G}_{\mathrm{m}}$ the error amplifier transconductance and Rcs the equivalent sensing resistor of the current sense circuitry equal to 0.38 (Table 5: "Electrical characteristics ").

## Equation 17

$$
C_{C}=\frac{K}{R_{C} \cdot B W}
$$

where K represents the leading position of the $\mathrm{F}_{z}$ (Equation 11) with respect to the system bandwidth. In general, a value of 2 gives enough phase margin to the overall small loop transfer function.

### 5.7 Example of system design

Design specification:
$\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{~V}_{\text {FW_Led }}=3.7 \mathrm{~V}, \mathrm{n}_{\text {Led }}=10, \mathrm{r}_{\text {Led }}=1.1 \Omega, \mathrm{I}_{\text {Led }}=1 \mathrm{~A}, \mathrm{I}_{\text {LEd }}$ RIPPLE $=2 \%$.
The inductor and capacitor value are dimensioned to meet the $I_{\text {LED RIPPLE }}$ specification (see Section 5.9.2: "Inductor and output capacitor selection" for output capacitor and inductor selection guidelines):
$\mathrm{L}=22 \mu \mathrm{H}$, Cout $=1.0 \mu \mathrm{~F}$ mlcc (negligible ESR).
In accordance with Section 5.9.1: "Sensing resistor" the sensing resistor value is:
Equation 18

$$
R_{S}=\frac{200 \mathrm{mV}}{1 \mathrm{~A}}=200 \mathrm{~m} \Omega
$$

Assuming a system bandwidth of:
Equation 19

$$
\mathrm{BW}=70 \mathrm{kHz}<\mathrm{BW}_{\mathrm{MAX}}
$$

The ideal values of the components making up the compensation network are:

## Equation 20

$$
\mathrm{R}_{\mathrm{C}}=43 \mathrm{k} \Omega \quad \mathrm{C}_{\mathrm{C}}=650 \mathrm{pF}
$$

Final component selection is based on commercial values and a small capacitor $\mathrm{C}_{\mathrm{P}}$ is added to reduce noise at the error amplifier output. Cp slightly decreases the BW and phase margin.
Equation 21

$$
\mathrm{R}_{\mathrm{C}}=47 \mathrm{k} \Omega \quad \mathrm{C}_{\mathrm{C}}=680 \mathrm{pF} \quad \mathrm{C}_{\mathrm{C}}=12 \mathrm{pF}
$$

The gain and phase margin bode diagrams are plotted, respectively, in Figure 10: "Module plot" and Figure 11: "Phase plot".

Figure 10: Module plot


Figure 11: Phase plot


The cut-off frequency and the phase margin are:

## Equation 22

$$
\mathrm{f}_{\mathrm{C}}=65 \mathrm{kHz} \quad \mathrm{pm}=66^{\circ} \mathrm{C}
$$

### 5.8 Dimming operation

The dimming input disables the switching activity, masking the PWM comparator output.
The inductor current dynamic performance when dimming input goes high depends on the designed system response. The best dimming performance is obtained by maximizing the bandwidth and phase margin, when possible.
As a general rule, the output capacitor minimization improves dimming performance.

Figure 12: Dimming operation example


In fact, when dimming enables the switching activity, a small capacitor value is fast charged with low inductor value. As a consequence, the LEDs current rising edge time is improved and the inductor current oscillation reduced. An oversized output capacitor value requires extra current for fast charge so generating an inductor current overshoot and oscillations.

The switching activity is prevented as soon as the dimming signal goes low. Nevertheless, the LED current drops to zero only when the voltage stored in the output capacitor goes below a minimum voltage determined by the selected LEDs. As a consequence, a big capacitor value makes the LED current falling time worse than a smaller one.
The LED5000 device embeds dedicated circuitry to improve LED current rising edge time.

Figure 13: LED rising edge operation


Figure 14: LED rising edge operation (zoom)


### 5.8.1 Dimming frequency vs. dimming depth

As seen in Section 5.8: "Dimming operation" the LEDs current rising and falling edge time mainly depends on the system bandwidth ( $\mathrm{T}_{\text {RISE }}$ ) and the selected output capacitor value ( $T_{\text {RISE }}$ and $T_{\text {fall }}$ ).

The dimming performance depends on the minimum current pulse shape specification of the final application. The ideal minimum current pulse has rectangular shape, in any case it degenerates into a trapezoid or, at worst, into a triangle, depending on the ratio ( $\mathrm{T}_{\text {RISE }}+$ Tfall)/ TDim.

## Equation 23

$$
\begin{gathered}
\text { rectangle } \\
\frac{T_{\text {RISE }^{+T_{F A L L}}}^{T_{D I M}}}{T^{2}} 1
\end{gathered}
$$

$$
\begin{gathered}
\text { trapezoid } \\
\frac{T_{\text {RISE }}+T_{\text {FALL }}}{T_{\text {DIM }}}<1
\end{gathered}
$$

triangle
$\frac{T_{\text {RISE }}+T_{\text {FALL }}}{T_{\text {DIM }}}=1$

The small signal response in Figure 14: "LED rising edge operation (zoom)" is considered as an example.

## Equation 24

$$
\left(\begin{array}{l}
\mathrm{T}_{\mathrm{RISE}} \approx 5 \mu \mathrm{~s} \\
\mathrm{~T}_{\mathrm{FALL}} \approx 2 \mu \mathrm{~s}
\end{array}\right.
$$

Assuming the minimum current pulse (TMIN_PULSE) shape specification as:
Equation 25

$$
\mathrm{T}_{\text {RISE }}+\mathrm{T}_{\text {FALL }}=0.75 \cdot \mathrm{~T}_{\text {MIN_PULSE }}=0.75 \cdot \mathrm{D}_{\text {MIN }} \cdot \mathrm{T}_{\text {DIMMING }}
$$

where Tdimming represents the dimming period and $D_{\text {min }}$ the minimum duty cycle which gives the Tmin_pulse $^{\text {marge. }}$. In the given example $\mathrm{T}_{\text {min_pulse }}=9 \mu \mathrm{~s}$.

Figure 15: dimming signal


Given Tmin_pulse it is possible to calculate the maximum dimming depth given the dimming frequency or vice versa.
For example, assuming a 10 KHz dimming frequency the maximum dimming depth is $9 \%$ or given a $5 \%$ dimming depth it follows a 5.5 KHz maximum fдim.

The LED5000 dimming performance is strictly dependent on the system small signal response. As a consequence, an optimized compensation network (good phase margin
and bandwidth maximized) and minimized Cout value are crucial for best performance. Once the external power components and the compensation network are selected, a direct measurement to determine $T_{\text {RISE, }} \mathrm{T}_{\text {FALL }}$ (see Equation 24) is necessary to certify the achieved dimming performance.

### 5.9 Component selection

### 5.9.1 Sensing resistor

In closed loop operation the LED5000 feedback pin voltage is 200 mV , so the sensing resistor calculation is expressed as:

## Equation 26

$$
R_{S}=\frac{200 \mathrm{mV}}{\mathrm{I}_{\mathrm{LED}}}
$$

Since the main loop (see Section 5.1: "Closing the loop") regulates the sensing resistor voltage drop, the average current is regulated into the LEDs. The integration period is at minimum

5 * Tsw since the system bandwidth can be dimensioned up to fsw/5 at maximum.
A system loop based on a peak current mode architecture features consistent advantages in comparison with simpler closed loop regulation schemes like the hysteretic or the constant ON/OFF control.
The system performs the output current regulation over a period which is at least five times longer than the switching frequency. The output current regulation neglects the ripple current contribution and its reliance on external parameters like input voltage and output voltage variations (line transient and LED forward voltage spread). This performance cannot be achieved with simpler regulation loops like hysteretic control.
For the same reason, the switching frequency is constant over the application conditions, that helps to tune the EMI filtering and to guarantee the maximum LED current ripple specification in the application range. This performance cannot be achieved using constant ON/OFF time architectures.

### 5.9.2 Inductor and output capacitor selection

The output capacitor filters the inductor current ripple that, given the application condition, depends on the inductor value. As a consequence the LED current ripple, that is the main specification for a switching current source, depends on the inductor and output capacitor selection.

Figure 16: Equivalent circuit


The LED ripple current can be calculated as the inductor ripple current ratio flowing into the output impedance using the Laplace transform (see Figure 11: "Phase plot"):

## Equation 27

$$
\Delta I_{\mathrm{RIPPLE}}(\mathrm{~s})=\frac{\frac{8}{\Pi^{2}} \cdot \Delta \mathrm{I}_{\mathrm{L}} \cdot\left(1+\mathrm{s} \cdot \mathrm{ESR} \cdot \mathrm{C}_{\mathrm{OUT}}\right)}{1+\mathrm{s} \cdot\left(\mathrm{R}_{\mathrm{S}}+E S R+\mathrm{n}_{\mathrm{LED}} \cdot R_{\mathrm{LED}}\right) \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

where the term $8 / \pi^{2}$ represents the main harmonic of the inductor current ripple (which has a triangular shape) and $\Delta \mathrm{L}$ is the inductor current ripple.

## Equation 28

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}=\frac{\mathrm{n}_{\mathrm{LED}} \cdot \mathrm{~V}_{\mathrm{FW} \text { LED }}+200 \mathrm{mV}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}
$$

so $L$ value can be calculated as:
Equation 29
$L=\frac{n_{L E D} \cdot V_{F W L E D}+200 \mathrm{mV}}{\Delta I_{L}} \cdot T_{O F F}=\frac{n_{L E D} \cdot V_{F W} L_{L E D}+200 m V}{\Delta I_{L}} \cdot\left(1-\frac{n_{L E D} \cdot V_{F W}}{V_{I N D}+200 m V}\right)$
where Toff is the OFF time of the embedded high switch, given by 1 - D.
As a consequence the lower is the inductor value (so higher the current ripple), the higher would be the Cout value to meet the specification.
A general rule to dimension $L$ value is:
Equation 30

$$
\frac{\Delta \mathrm{I}_{\mathrm{L}}}{\mathrm{I}_{\mathrm{LED}}} \leq 0.5
$$

Finally the required output capacitor value can be calculated equalizing the LED current ripple specification with the module of the Fourier transformer (see Equation 27) calculated at fsw frequency.

## Equation 31

$$
\left|\Delta \mathrm{I}_{\text {RIPPLE }}(\mathrm{s}=\mathrm{j} \cdot \omega)\right|=\Delta \mathrm{I}_{\text {RIPPLE_SPEC }}
$$

Example 1 (see Section 5.6: "Compensation network design"):
$\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$, $\mathrm{I}_{\text {LED }}=700 \mathrm{~mA}, \Delta_{\text {ILED }} / /_{\text {LED }}=2 \%, \mathrm{~V}_{\text {FW_LED }}=3.7 \mathrm{~V}$, $\mathrm{n}_{\text {LED }}=10$.
A lower inductor value maximizes the inductor current slew rate for better dimming performance. Equation 30 becomes:

## Equation 32

$$
\frac{\Delta \mathrm{l}_{\mathrm{L}}}{\mathrm{~L}_{\mathrm{LED}}}=0.5
$$

which is satisfied selecting a $10 \mu \mathrm{H}$ inductor value.
The output capacitor value has to be dimensioned according to Equation 31.
Finally, given the selected inductor value, a $1 \mu \mathrm{~F}$ ceramic capacitor value kesvg the LED current ripple ratio lower than the $2 \%$ of the nominal current. An output ceramic capacitor type (negligible ESR) is suggested to minimize the ripple contribution given a fixed capacitor value.

Table 7: Inductor selection

| Manufacturer | Series | Inductor value $(\boldsymbol{\mu H})$ | Saturation current (A) |
| :---: | :---: | :---: | :---: |
| Wurth Elektronik | WE-HCI 7040 | 1 to 4.7 | 20 to 7 |
|  | WE-HCI 7050 | 4.9 to 10 | 20 to 4.0 |
| Coilcraft | XPL 7030 | 2.2 to 10 | 29 to 7.2 |

### 5.9.3 Input capacitor

The input capacitor must be able to support the maximum input operating voltage and the maximum RMS input current.
Since step-down converters draw current from the input in pulses, the input current is squared and the height of each pulse is equal to the output current. The input capacitor has to absorb all this switching current, whose RMS value can be up to the load current divided by two (worst case, with duty cycle of $50 \%$ ). For this reason, the quality of these capacitors has to be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency. The critical parameter is usually the RMS current rating, which must be higher than the RMS current flowing through the capacitor. The maximum RMS input current (flowing through the input capacitor) is:

Equation 33

$$
I_{R M S}=I_{O} \cdot \sqrt{D-\frac{2 \cdot D^{2}}{\eta}+\frac{D^{2}}{\eta^{2}}}
$$

Where $\eta$ is the expected system efficiency, $D$ is the duty cycle and $l_{0}$ is the output $D C$ current. Considering $\eta=1$ this function reaches its maximum value at $D=0.5$ and the equivalent RMS current is equal to lo divided by 2 . The maximum and minimum duty cycles are:

## Equation 34

$$
\mathrm{D}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{\mathrm{~V}_{\mathrm{INMIN}}-\mathrm{V}_{\mathrm{SW}}}
$$

and
Equation 35

$$
D_{\mathrm{MIN}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{\mathrm{~V}_{\text {INMAX }}-\mathrm{V}_{\mathrm{SW}}}
$$

Where $V_{F}$ is the freewheeling diode forward voltage and $V_{s w}$ the voltage drop across the internal PDMOS. Considering the range Dmin to $\mathrm{Dmax}_{\text {, it }}$ is possible to determine the max. lrms going through the input capacitor.
Capacitors that can be considered are:

- Electrolytic capacitors:

These are widely used due to their low price and their availability in a wide range of RMS current ratings.

The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.

- Ceramic capacitors:

If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to very low ESR).
The drawback is the considerably high cost.

- Tantalum capacitors:

Small tantalum capacitors with very low ESR are becoming more available. However, they can occasionally burn if subjected to very high current during charge.
Therefore, it is suggested to avoid this type of capacitor for the input filter of the device as they could be stressed by a high surge current when connected to the power supply.

Table 8: List of ceramic capacitors for the LED5000

| Manufacturer | Series | Capacitor value $(\boldsymbol{\mu F})$ | Rated voltage (V) |
| :---: | :---: | :---: | :---: |
| Taiyo Yuden | UMK325BJ106MM-T | 10 | 50 |
| Murata | GRM42-2 X7R 475K 50 | 4.7 | 50 |

In case the selected capacitor is ceramic (so neglecting the ESR contribution), the input voltage ripple can be calculated as:

## Equation 36

$$
V_{I N P P}=\frac{I_{O}}{C_{I N} \cdot f_{S W}} \cdot\left[\left(1-\frac{D}{\eta}\right) \cdot D+\frac{D}{\eta} \cdot(1-D)\right]
$$

### 5.10 Layout considerations

The layout of switching DC-DC converters is very important to minimize noise and interference. Power-generating portions of the layout are the main cause of noise and so high switching current loop areas should be kept as small as possible and lead lengths as short as possible.

High impedance paths (in particular the feedback connections) are susceptible to interference, so they should be as far as possible from the high current paths. A layout example is provided in Figure 17: "Layout example".

The input and output loops are minimized to avoid radiation and high frequency resonance problems. The feedback pin to the sensing resistor path must be designed as short as possible to avoid pick-up noise. Another important issue is the ground plane of the board. Since the package has an exposed pad, it is very important to connect it to an extended ground plane in order to reduce the thermal resistance junction to ambient and increase the noise immunity during the switching operation.
In addition, to increase the design noise immunity, different signal and power grounds should be designed in the layout (see Section 5.13: "Application circuit"). The signal ground serves the small signal components, the device analog ground pin, the exposed pad and a small filtering capacitor connected to the VCC pin. The power ground serves the device ground pin and the input filter. The different grounds are connected underneath the output capacitor. Neglecting the current ripple contribution, the current flowing through this component is constant during the switching activity and so this is the cleanest ground point of the buck application circuit.

Figure 17: Layout example


### 5.11 Thermal considerations

The dissipated power of the device is tied to three different sources:

- Conduction losses due to the R ${ }_{\text {dson }}$, which are equal to:


## Equation 37

$$
\mathrm{P}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{RDSON}} \mathrm{HS} \cdot\left(\mathrm{l}_{\mathrm{OUT}}\right)^{2} \cdot \mathrm{D}
$$

Where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between $V_{\text {out }}\left(n_{\text {LED }}{ }^{*} V_{\text {LED }}+200 \mathrm{mV}\right.$ ) and $\mathrm{V}_{\text {IN }}$, but in practice it is substantially higher than this value to compensate for the losses in the overall application.
For this reason, the conduction losses related to the Roson increase compared to an ideal case.

- Switching losses due to turning ON and OFF. These are derived using Equation 38:

Equation 38

$$
P_{S W}=V_{I N} \cdot I_{\mathrm{OUT}} \cdot \frac{\left(\mathrm{~T}_{\mathrm{RISE}}+\mathrm{T}_{\mathrm{FALL}}\right)}{2} \cdot \mathrm{~F}_{\mathrm{SW}}=\mathrm{V}_{I N} \cdot \mathrm{I}_{\mathrm{OUT}} \cdot T_{\mathrm{SW} E \mathrm{EQ}} \cdot \mathrm{~F}_{\mathrm{SW}}
$$

Where $T_{\text {rise }}$ and $T_{\text {fall }}$ represent the switching times of the power element that cause the switching losses when driving an inductive load (see Figure 18: "Switching losses"). Tsw is the equivalent switching time.

Figure 18: Switching losses


- Quiescent current losses.


## Equation 39

$$
P_{Q}=V_{I N} \cdot I_{Q}
$$

## Example 2

(see Section 6.4: "Compensation network design for alternative topologies"):
$\mathrm{V}_{\mathrm{IN}}=42 \mathrm{~V}, \mathrm{~V}_{\mathrm{FW} \text { Led }}=3.7 \mathrm{~V}$, $\mathrm{n}_{\text {LEd }}=8, \mathrm{I}_{\mathrm{LED}}=1500 \mathrm{~mA}$.
The typical output voltage is:

## Equation 40

$$
V_{O U T}=n_{\text {LED }} \cdot V_{F W \_L E D}+V_{F B}=29.4 V
$$

Rdson_hs has a typical value of $200 \Omega$ at $25^{\circ} \mathrm{C}$.
For the calculation we can estimate $R_{D S O N \_н s}=300 \mathrm{~m} \Omega$ as a consequence of $T_{j}$ increase during the operation.

Tsw_EQ is approximately 12 ns .
$\mathrm{l}_{\mathrm{Q}}$ has a typical value of 2.4 mA at $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}$.

The overall internal losses are:

## Equation 41

$$
P_{\text {TOT }}=R_{\text {DSON_HS }} \cdot\left(I_{\text {OUT }}\right)^{2} \cdot D+V_{I N} \cdot I_{\text {OUT }} \cdot f_{S W} \cdot T_{S W \_E Q}+V_{I N} \cdot I_{Q}
$$

where $T_{\text {Sw_EQ }}=\left(T_{\text {RISE }}+T_{\text {FALL }}\right) / 2=12 \mathrm{nS}$.

## Equation 42

$$
\mathrm{P}_{\mathrm{TOT}}=0.3 \cdot 1 \cdot 5^{2} \cdot 0 \cdot 7+42 \cdot 1 \cdot 5 \cdot 12 \cdot 10^{-9} \cdot 850 \cdot 10^{3}+42 \cdot 2 \cdot 4 \cdot 10^{-3} \approx 1 \cdot 2 \mathrm{~W}
$$

The junction temperature of the device will be:

## Equation 43

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{Rth}_{\mathrm{J}-\mathrm{A}} \cdot \mathrm{P}_{\mathrm{TOT}}
$$

Where $T_{A}$ is the ambient temperature and RthJ-A is the thermal resistance junction to ambient. The junction to ambient (Rth ${ }_{J-A}$ ) thermal resistance of the device assembled in the HSOP8 package and mounted on the evaluation is about $40^{\circ} \mathrm{C} / \mathrm{W}$.

Assuming the ambient temperature around $40^{\circ} \mathrm{C}$, the estimated junction temperature is:

$$
\mathrm{T}_{J}=40+1.2 \mathrm{~W} \cdot 40 \cdot \frac{{ }^{\circ} \mathrm{C}}{\mathrm{~W}} \approx 110^{\circ} \mathrm{C}
$$

### 5.12 Short-circuit protection

In overcurrent protection mode, when the peak current reaches the current limit threshold, the device disables the power element and it is able to reduce the conduction time down to the minimum value (approximately 100 nsec typical) to keep the inductor current limited. This is the pulse-by-pulse current limitation to implement constant current protection feature.

In overcurrent condition, the duty cycle is strongly reduced and, in most applications, this is enough to limit the switch current to the current threshold.
The inductor current ripple during ON and OFF phases can be written as:

- ON phase

Equation 44

$$
\Delta \mathrm{I}_{\mathrm{LTON}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}-\left(\mathrm{DCR} \mathrm{~L}_{\mathrm{L}}+\mathrm{R}_{\mathrm{DSON} \mathrm{HS}}\right) \cdot \mathrm{I}}{\mathrm{~L}}\left(\mathrm{~T}_{\mathrm{ON}}\right)
$$

- OFF phase


## Equation 45

$$
\Delta \mathrm{L}_{\mathrm{LTON}}=\frac{-\left(\mathrm{V}_{\mathrm{OUT}}+\mathrm{DCR}_{\mathrm{L}} \cdot I+\mathrm{V}_{\mathrm{FW} \text { DIODE }}\right)}{\mathrm{L}}\left(\mathrm{~T}_{\mathrm{OFF}}\right)
$$

where DCRL is the series resistance of the inductor and $V_{\text {FWDIODE }}$ is the forward voltage drop across the external rectifying diode.

The pulse-by-pulse current limitation is effective to implement constant current protection when:

## Equation 46

$$
\left|\Delta I_{\mathrm{L} \text { TON }}\right|=|\Delta|_{\mathrm{LTOFF}} \mid
$$

From Equation 44 and Equation 45 we can gather that the implementation of the constant current protection becomes more critical the lower is the Vout and the higher is Vin.
In fact, in short-circuit condition the voltage applied to the inductor during the OFF time becomes equal to the voltage drop across parasitic components (typically the DCR of the inductor and the forward voltage of the diode) since Vout is negligible, while during Ton the voltage applied the inductor is maximized and it is approximately equal to Vin.

In general the worst case scenario is a heavy short-circuit at the output with maximum input voltage. Equation 44 and Equation 45 in overcurrent conditions can be simplified to:

## Equation 47

$$
\Delta I_{\mathrm{LTON}}=\frac{\mathrm{V}_{\mathrm{IN}}-\left(\mathrm{DCR}_{\mathrm{L}}+\mathrm{R}_{\mathrm{DSON} H \mathrm{~S}}\right) \cdot \mathrm{I}}{\mathrm{~L}}\left(\mathrm{~T}_{\mathrm{ON} \mathrm{MIN}}\right) \approx \frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~L}}(90 \mathrm{~ns})
$$

considering Ton that has been already reduced to its minimum.

## Equation 48

$$
\Delta \mathrm{I}_{\mathrm{L} \text { TOFF }}=\frac{-\left(\mathrm{DCR}_{\mathrm{L}} \cdot \mathrm{I}+\mathrm{V}_{\mathrm{FW} \text { DIODE }}\right)}{\mathrm{L}}\left(\mathrm{~T}_{\mathrm{SW}}-90 \mathrm{~ns}\right) \approx \frac{-\left(\mathrm{DCR}_{\mathrm{L}} \cdot \mathrm{I}+\mathrm{V}_{\mathrm{FW} \text { DIODE }}\right)}{\mathrm{L}}(1.18 \mu \mathrm{~s})
$$

where $T_{s w}=1 / f_{s w}$ considering the nominal $f_{s w}$.
At high input voltage $\Delta I_{\text {L ton }}$ could be higher than $\Delta I_{\text {L TOFF }}$ and so the inductor current could escalate. As a consequence, the system typically meets Equation 46 at a current level higher than the nominal value thanks to the increased voltage drop across stray components. In most application conditions the pulse-by-pulse current limitation is effective to limit the inductor current. Whenever the current escalates, a second level current protection called "hiccup mode" is enabled. The hiccup protection offers an additional protection against heavy short-circuit condition at very high input voltage even considering
the spread of the minimum conduction time of the power element. In case the hiccup current level (6.2 A typical) is triggered the switching activity is prevented for 16 msec typ. (see hiccup time in Table 5: "Electrical characteristics ").

Figure 19: "Constant current protection triggering hiccup mode" shows the operation of the constant current protection when a short-circuit is applied at the output at the maximum input voltage.

Figure 19: Constant current protection triggering hiccup mode


### 5.13 Application circuit

Figure 20: Evaluation board application circuit


The network D3, R4, RS implements an inexpensive overvoltage protection. R4 effect can be neglected during normal operation since the FB biasing current is negligible (tens of $n A$, see Table 5: "Electrical characteristics ") but it limits the current flowing in the Zener diode D3. In case the load is disconnected or in case of open LED:

## Equation 49

$$
\begin{gathered}
V_{\text {OUT }}=V_{\text {FB }}+V_{\text {ZENER_DIODE }} \\
I_{\text {ZENER_DIODE }}=\frac{V_{\text {FB }}}{R_{S}+R_{1}}
\end{gathered}
$$

R1 must be dimensioned to limit the D1 rated power so it is an inexpensive small signal Zener diode.

The overvoltage limits the output voltage in case of LED disconnection so protecting LEDs when the string is reconnected with the device enabled. In case the OVP is not implemented, a large amount of non-controlled current could flow through the LEDs during the output capacitor discharging phase, thereby damaging the devices.

Table 9: Component list

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C1, C2 | C3225X7S1H106M | $10 \mu \mathrm{~F} 50 \mathrm{~V}$ (size 1210) | TDK |
| C3, C6 |  | 100 nF 50 V (size 0805) |  |
| C4 |  | 470 pF 50 V (size 00603) |  |
| C5 |  | 22 pF 50 V (size 0603) |  |
| C7 | C3216X7R1H105K | $1 \mu \mathrm{~F} 50 \mathrm{~V}$ (size 1206) | TDK |
| C8 |  | Not mounted |  |
| D1 | STPS3L60U | 3 A 60 V | ST |
| D2 | BZX384-C4V7 |  |  |
| D3 | BZX384-C39 |  |  |
| L1 | XFL6060-473ME | $\begin{gathered} 47 \mu \mathrm{H} \\ \text { I SAT }=1.8 \mathrm{~A}(10 \% \text { drop }) \\ \text { I RMS }=3.7 \mathrm{~A}\left(40^{\circ} \mathrm{C} \text { rise }\right) \\ (\text { size } 7.3 \times 7.3 \times 4.1 \mathrm{~mm}) \end{gathered}$ | Coilcraft |
| Rs | ERJ14BSFR27U | $\begin{aligned} & 0.27 \Omega 1 \% \\ & \text { (size 1206) } \end{aligned}$ | Panasonic |
| R1 |  | $10 \mathrm{k} \Omega 1 \%$ (size 0603) |  |
| R2 |  | Not mounted |  |
| R3 |  | 24.9 k ${ }^{\text {1\% (size 0603) }}$ |  |
| R4 |  | $47 \mathrm{k} \Omega$ 1\% (size 0603) |  |

Figure 21: PCB layout (component side)


Figure 22: PCB layout (bottom side)


## 6 Application notes - alternative topologies

Thanks to the wide input voltage range, the adjustable external compensation network and enhanced dimming capability, the LED5000 device is suitable to implement boost and buck-boost topologies.

### 6.1 Inverting buck-boost

The buck-boost topology fits the application with an input voltage range that overlaps the output voltage, which is the voltage drop across the LEDs and the sensing resistor.

The inverting buck-boost (see Figure 23: "Inverting buck-boost") requires the same component count as the buck conversion and it is more efficient than the positive buckboost. A current generator based on this topology implies two main application constraints:

- the output voltage is negative so the LEDs must be reversed
- the device GND floats with the negative output voltage. The device is supplied between $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {out }}(<0)$. As a consequence:


## Equation 50

$$
V_{\text {IN_MAX LED5000 }}=V_{I N}-V_{\text {OUT }}
$$

so:
Equation 51

$$
V_{\text {IN }}=V_{\text {IN_MAXLED5000 }}+V_{\text {OUT }}=48+V_{\text {OUT }}
$$

where $V_{\text {out }}<0$.
Figure 23: Inverting buck-boost


## Example 3

$V_{\text {in range }}=12-24 \mathrm{~V}$, $\mathrm{V}_{\text {fw_led }}=3.7 \mathrm{~V}$, $\mathrm{n}_{\text {led }}=5$ so $\mathrm{V}_{\text {out }}=18.7 \mathrm{~V}$.

Since the maximum operating voltage of the LED5000 is 48 V , according to Equation 51 the maximum input voltage of the application is $48-18.7=29.3 \mathrm{~V}$.
The output voltage is given by:

## Equation 52

$$
V_{\text {OUT }}=-V_{\text {IN }} \cdot \frac{D_{\text {IDEAL }}}{1-D_{\text {IDEAL }}}
$$

where the ideal duty cycle $D_{\text {IDEAL }}$ for the buck-boost converter is:
Equation 53

$$
\mathrm{D}_{\text {IDEAL }}=\frac{-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}}
$$

However, due to power losses (mainly switching and conduction losses), the real duty cycle is always higher than this. The real value (which can be measured in the application) should be used in the following formulas.
The peak current flowing in the embedded switch is:

## Equation 54

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{R E A L}}+\frac{I_{\text {RIPPLE }}}{2}=\frac{I_{\text {LOAD }}}{1-D_{R E A L}}+\frac{V_{I N}}{2 \cdot L} \cdot \frac{D}{f_{S W}}
$$

while its average current level is equal to:

## Equation 55

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{\text {REAL }}}
$$

This is due to the fact that the current flowing through the internal power switch is delivered to the output only during the OFF phase.

The switch peak current must be lower than the minimum current limit of the overcurrent protection (see Table 5: "Electrical characteristics "for details) while the average current must be lower than the rated DC current of the device.

As a consequence, the maximum output current is:

## Equation 56

$$
I_{\text {LOAD MAX }} \approx I_{S W} \operatorname{MAX} \cdot\left(1-\mathrm{D}_{\text {REAL }}\right)
$$

where Isw max represents the rated current of the device.
The current capability is reduced by the term (1-Dreal) and so, for example, with a duty cycle of 0.5 , and considering an average current through the switch of 3 A , the maximum output current deliverable to the load is 1.5 A .

Figure 24: "LED current source based on inverting BB topology" shows the schematic circuit for an LED current source based on inverting buck-boost topology. The input voltage ranges from 10 to 26 V and it can drive a string composed of 5 LEDs with1 A DC.

Figure 24: LED current source based on inverting BB topology


The circuitry Q1, R2, R3, R4 implements a level shifter to convert the dimming signal voltage levels (referred to GND) to the device rails, since the LED5000 local ground is referred to the negative output voltage (given by the voltage drop across the LEDs and the sensing resistor). Figure 25: "Inverting BB dimming operation" shows the dimming operation: the light blue trace represents the DIM pin, the yellow the SW (high level is $\mathrm{V}_{\mathrm{IN}}$, low level is -Vout), the green trace the inductor current (see Equation 54) and the purple is the output voltage.

Figure 25: Inverting BB dimming operation


The network D1, R1, RS implements an inexpensive overvoltage protection. R1 effect can be neglected during normal operation since the FB biasing current is negligible (tens of nA, see Table 5: "Electrical characteristics ") but it limits the current flowing in the Zener diode D1. In case the load is disconnected or in case of an open LED:

## Equation 57

$$
\begin{gathered}
V_{\text {OUT }}=V_{\text {FB }}+V_{\text {ZENER_DIODE }} \\
I_{\text {ZENER_DIODE }}=\frac{V_{\text {FB }}}{R_{S}+R_{1}}
\end{gathered}
$$

R1 must be dimensioned to limit the D1 rated power so it is an inexpensive small signal Zener diode.

The overvoltage protection plays an important role for the inverting buck-boost topology. In fact, in case of open row, the output voltage tends to diverge thus exceeding the input voltage absolute maximum rate and the device would be damaged (see Equation 50). The overvoltage protection limits Vout and thereby it protects the device in case of load disconnection.

To design the compensation network for the inverting buck-boost topology please refer to paragraph Section 5.6: "Compensation network design".

Figure 26: Inverting BB PCB layout (component side)


Figure 27: Inverting BB PCB layout (bottom side)


### 6.2 Positive buck-boost

Positive buck-boost fits those applications that require a buck-boost topology (i.e.: the input voltage range crosses the output voltage value) and where the inverting buck-boost is not suitable because of the main constraints for the final application (refer to Section 6.1: "Inverting buck-boost').
As a consequence the inverting buck-boost is the preferred option because it requires less components and it has higher efficiency compared to the positive buck-boost topology.

Figure 28: Positive buck-boost


The positive buck-boost implementation (Figure 28: "Positive buck-boost") requires one more diode and an external power switch than inverting buck-boost. The device is not floating, referred to GND, and it is supplied with the input voltage of the application (the input voltage in inverting buck-boost topology is instead $\mathrm{V}_{\mathbb{N}}$ - Vout, refer to Section 6.1: "Inverting buck-boost" for details). The LED5000 device does not see the output voltage during the switching activity so Vout can be higher than the maximum input voltage.

The equations for the positive buck-boost are similar to those seen for the inverting.

## Equation 58

$$
V_{\text {OUT }}=V_{I N} \cdot \frac{D_{\text {IDEAL }}}{1-D_{\text {IDEAL }}}
$$

where the ideal duty cycle Dideal for the buck-boost converter is:

## Equation 59

$$
D_{\text {IDEAL }}=\frac{V_{\text {OUT }}}{V_{I N}+V_{O U T}}
$$

However, due to power losses (mainly switching and conduction losses), the real duty cycle is always higher than this. The real value (which can be measured in the application) should be used in the following formulas.

The peak current flowing in the embedded switch is:

## Equation 60

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{R E A L}}+\frac{I_{\text {RIPPLE }}}{2}=\frac{I_{\text {LOAD }}}{1-D_{R E A L}}+\frac{V_{I N}}{2 \cdot L} \cdot \frac{D}{f_{S W}}
$$

while its average current level is equal to:

Equation 61

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{\text {REAL }}}
$$

This is due to the fact that the current flowing through the internal power switch is delivered to the output only during the OFF phase.

The switch peak current must be lower than the minimum current limit of the overcurrent protection (see Table 5: "Electrical characteristics "for details) while the average current must be lower than the rated DC current of the device.

As a consequence, the maximum output current is:

## Equation 62

$$
I_{\text {LOAD MAX }} \approx I_{\text {SW MAX }} \cdot\left(1-D_{\text {REAL }}\right)
$$

where Isw max represents the rated current of the device.
The current capability is reduced by the term ( 1 - Dreal) and so, for example, with a duty cycle of 0.5 , and considering an average current through the switch of 3 A , the maximum output current deliverable to the load is 1.5 A .
Figure 29: "LED current source based on positive $B B+$ topology" shows the circuit schematic for an LED current source based on positive buck-boost topology. The input voltage ranges from 18 to 30 V and it can drive a string composed of 7 LEDs with 0.7 A DC ( $\mathrm{V}_{\text {fw_led }}=3.75 \mathrm{~V}$ so $\mathrm{V}_{\text {out }}=26.4 \mathrm{~V}$ ).
The network D5, R4, Rs implements an inexpensive overvoltage protection. R4 effect can be neglected during the normal operation since the FB biasing current is negligible (tens of nA, see Table 5: "Electrical characteristics ") but it limits the current flowing in the Zener diode D5. In case the load is disconnected or in case of open LED:

## Equation 63

$$
\begin{gathered}
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{FB}}+\mathrm{V}_{\text {ZENER_DIODE }} \\
\mathrm{I}_{\text {ZENER_DIODE }}=\frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{4}}
\end{gathered}
$$

R4 must be dimensioned to limit the D5 rated power so it is an inexpensive small signal Zener diode.

Figure 29: LED current source based on positive BB + topology


In case of open row, the positive output voltage tends to diverge, exceeding the D3 maximum reverse voltage and so the diode would be damaged. The overvoltage protection limits Vout and it protects the power components in case of load disconnection.

The network D4, R8 implements a level shifter to drive the gate of the transistor Q1. The voltage at Q1 is:

Equation 64

$$
\mathrm{V}_{\mathrm{Q1} \text { GATE }}=\mathrm{V}_{\mathrm{SW}}-\mathrm{V}_{\mathrm{DZ4}}=\mathrm{V}_{\mathrm{SW}}-15 \mathrm{~V}
$$

Considering the $\mathrm{V}_{\text {IN }}$ range 18 to 30 V :
Equation 65

$$
\begin{aligned}
V_{\text {Q1 GATE MIN }} & =V_{S W}-V_{D Z 4}=18 \mathrm{~V}-15 \mathrm{~V}=3 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{Q} 1 \text { GATE MAX }} & =\mathrm{V}_{\mathrm{SW}}-\mathrm{V}_{\mathrm{DZ4}}=30 \mathrm{~V}-16 \mathrm{~V}=15 \mathrm{~V}
\end{aligned}
$$

The gate is driven inside the component specification. R8 can be dimensioned to discharge the gate when $V_{s w}$ is low.
In case the input voltage range of the application is not suitable to implement a level shifter to drive Q1, a dissipative clamping network (like R5, D6) must be used.
To design the compensation network for the positive buck-boost topology please refer to Section 6.4: "Compensation network design for alternative topologies".

### 6.3 Floating boost

The floating boost topology (see ) serves those applications with an input voltage range narrower than the output voltage, that is the voltage drop across the LEDs and the sensing
resistor (i.e.: $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\text {Out }}$ ). The topology is called floating since the output voltage is referred to $\mathrm{V}_{\mathrm{IN}}$ and not GND, but this is typically suitable for a floating load like a string of LEDs.

Figure 30: Floating boost


The device is supplied by the output voltage so the maximum voltage drop across the LEDs string is 48 V . The direct path of the boost conversion (Cout, Vdide, L) guarantees the proper startup when the input voltage is:

## Equation 66

$$
\mathrm{V}_{\text {IN_START }}=\mathrm{V}_{\mathrm{OP} \text { _MIN }}+\mathrm{V}_{\text {DIODE }}=5.5 \mathrm{~V}+\mathrm{V}_{\text {DIODE }}
$$

where $\mathrm{V}_{\text {OP_MIN }}$ is the minimum operating voltage.
The equations for the floating boost are:

## Equation 67

$$
V_{\text {OUT }}=\frac{V_{\text {IN }}}{1-D_{\text {IDEAL }}}
$$

The ideal duty cycle DIDEAL for the boost converter is:

## Equation 68

$$
\mathrm{D}_{\text {IDEAL }}=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}}
$$

As seen for the buck-boost topologies (Section 6.1: "Inverting buck-boost" and Section "@NA short description"), due to power losses the real duty cycle is always higher than the ideal. The real value (that can be measured in the application) should be used in the following formulas to estimate the switch current.
The peak current flowing in the embedded switch is:

## Equation 69

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{\text {REAL }}}+\frac{I_{\text {RIPPLE }}}{2}=\frac{I_{\text {LOAD }}}{1-D_{\text {REAL }}}+\frac{V_{I N}}{2 \cdot L} \cdot \frac{D}{f_{S W}}
$$

while its average current level is equal to:

## Equation 70

$$
I_{S W}=\frac{I_{\text {LOAD }}}{1-D_{\text {REAL }}}
$$

This is due to the fact that the current flowing through the internal power switch is delivered to the output only during the OFF phase.

The switch peak current must be lower than the minimum current limit of the overcurrent protection (see Table 5: "Electrical characteristics " for details) while the average current must be lower than the rated DC current of the device.

As a consequence, the maximum output current depends on the application conditions:

## Equation 71

$$
I_{\text {LOAD MAX }} \approx I_{\text {SW MAX }} \cdot\left(1-D_{\text {REAL }}\right)
$$

where ISw max represents the rated current of the device.
The current capability is reduced by the term (1-D REAL) and so, for example, with a duty cycle of 0.5 , and considering an average current through the switch of 3 A , the maximum output current deliverable to the load is 1.5 A .
Figure 31: "LED current source based on floating boost topology" shows the circuit schematic for an LED current source based on the floating boost topology. The input voltage ranges from 12 to 36 V and it can drive a string composed of 11 LEDs with 0.7 A DC (VFw_led $=3.74 \mathrm{~V}$ so Vout $=41 \mathrm{~V})$.

Figure 31: LED current source based on floating boost topology


The network D1, R1, Rs implements an inexpensive overvoltage protection. R1 effect can be neglected during the normal operation since the FB biasing current is negligible (tens of nA, see Table 5: "Electrical characteristics ") but it limits the current flowing in the Zener diode D1. In case the load is disconnected or in case of open LED:

## Equation 72

$$
\begin{gathered}
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {FB }}+\mathrm{V}_{\text {ZENER_DIODE }} \\
\mathrm{I}_{\text {ZENER_DIODE }}=\frac{\mathrm{V}_{\text {FB }}}{R_{\mathrm{S}}+\mathrm{R}_{1}}
\end{gathered}
$$

R1 must be dimensioned to limit the D1 rated power so it is an inexpensive small signal Zener diode.
The circuitry Q1, R3, R4, R5 implements a level shifter to convert the dimming signal voltage levels (referred to GND) to the device rails, since the LED5000 local ground is floating. The LED5000 local GND level is:

## Equation 73

$$
V_{\text {LGND }}=V_{I N}-V_{O U T}
$$

where VLGND represent the local GND value.
Figure 25: "Inverting BB dimming operation" shows the dimming operation: the light blue trace represents the DIM pin, the yellow the SW (high level is Vin, low level is Vin - Vout), the green trace the inductor current (see Equation 69) and the purple is the output voltage.

Figure 32: Floating BB dimming operation


To design the compensation network for the boost topology please refer to Section 5.6: "Compensation network design".

Figure 33: Floating boost PCB layout (component side)


Figure 34: Floating boost PCB layout (bottom side)


### 6.4 Compensation network design for alternative topologies

The small signal analysis for the alternative topologies can be written as:

## Equation 74

$$
G_{C O}(s)=\frac{R_{L O A D}}{R_{C S}} \cdot \frac{(1-D)}{K_{D x}} \cdot \frac{\left(1-\frac{s}{\omega_{Z} R H P}\right) \cdot\left(1+\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{\omega_{p}}\right)} \cdot F_{H}(s)
$$

that shares similar terms with Equation 1 which is valid for the buck (see Equation 1). In addition Kox depends on the topology (different for boost and buck-boost) and wz_RHP (Equation 75 ) is a zero in the right half plane:

## Equation 75

$$
\omega_{Z_{-} R H P}=\frac{R_{\mathrm{OUT}} \cdot(1-\mathrm{D})^{2}}{\mathrm{~L}}
$$

The RHP (right half plane) zero has the same $20 \mathrm{~dB} / \mathrm{dec}$ rising gain magnitude as a conventional zero, but with 90 degree phase drop instead of lead. This characteristic cannot be compensated with the error amplifier network so the loop gain is designed to roll off at lower frequency in order to keep its contribution outside the small signal analysis.
$\omega z \_$RHP (see Equation 75 ) depends on the equivalent output resistance, inductor value and the duty cycle. As a consequence the minimum $\omega z_{-}$Rнр over the input voltage range determines the maximum system bandwidth:

## Equation 76

$$
\mathrm{BW} \leq \mathrm{BW}_{\mathrm{MAX}}=\frac{1}{\mathrm{~K}} \cdot \frac{\omega_{\mathrm{Z}} \mathrm{RHP} \operatorname{MIN}}{2 \cdot \pi} « \frac{\mathrm{f}_{\mathrm{SW}}}{6}
$$

the system phase margin depends on K.
This paragraph provides the equations to calculate the components of the compensation network once selected the power components and given the BW specification.
Table 10: "BB and boost parameters" summarizes the $\mathrm{K}_{\mathrm{D}}, \mathrm{K}_{\mathrm{m}}, \mathrm{K}$ parameters useful for the next calculations of the compensation network.

The DC gain of the total small loop is:

## Equation 77

$$
A_{0}=G_{m} \cdot R_{E A} \cdot(1-D) \cdot \frac{R_{S}}{R_{C S}} \cdot \frac{1}{K_{D}}
$$

where $\mathrm{G}_{\mathrm{m}}$ is the error amplifier transconductance, $\mathrm{R}_{\mathrm{EA}}$ the equivalent output resistance of the error amplifier, Rcs the internal current sense gain (for these parameters refer to Table 5: "Electrical characteristics "), Rs the sensing resistor value, and $K_{D}$ can be calculated from Table 10: "BB and boost parameters".
The calculation of the components composing the compensation network depends on the relative position of the pole $f_{p}$ (see Equation 3) and the designed bandwidth BW.

## Equation 78

$$
f_{p}=\frac{\omega_{p}}{2 \cdot \pi}=\frac{1}{2 \cdot \pi} \cdot \frac{K_{D}}{C_{O} \cdot R_{\text {LOAD }}}
$$

Table 10: BB and boost parameters

|  | Boost | Buck-boost |
| :---: | :---: | :---: |
| $K_{D}$ | $1+\frac{\mathrm{R}_{\mathrm{LOAD}}}{\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{LED}}}}+\frac{\mathrm{R}_{\mathrm{LOAD}} \cdot(1-\mathrm{D})^{2}}{\mathrm{R}_{\mathrm{CS}}} \cdot\left(\frac{1}{\mathrm{~K}_{\mathrm{m}}}+\frac{\mathrm{K}}{(1-\mathrm{D})}\right)$ | $1+\frac{R_{\text {LOAD }} \cdot D}{\frac{V_{O U T}}{I_{L E D}}}+\frac{R_{\text {LOAD }} \cdot(1-D)^{2}}{R_{C S}} \cdot\left(\frac{1}{K_{m}}+\frac{K}{(1-D)}\right)$ |
| $\mathrm{K}_{\mathrm{m}}$ | $\frac{1}{(0.5-D) \cdot R_{C S} \cdot \frac{T_{S W}}{L}+\frac{V_{O U T}-V_{I N}}{V_{O U T}} \cdot R_{C S} \cdot \frac{T_{S W}}{L}}$ | $\frac{1}{(0.5-D) \cdot R_{C S} \cdot \frac{T_{S W}}{L}+\frac{V_{O U T}}{V_{I N}+V_{O U T}} \cdot R_{C S} \cdot \frac{T_{S W}}{L}}$ |
| k | 0.5. $\mathrm{R}_{\mathrm{CS}} \cdot \frac{\mathrm{T}_{\text {SW }}}{\mathrm{L}} \cdot \mathrm{D} \cdot(1-\mathrm{D})$ | 0.5. $\mathrm{R}_{\mathrm{CS}} \cdot \frac{\mathrm{T}_{\text {SW }}}{\mathrm{L}} \cdot \mathrm{D} \cdot(1-\mathrm{D})$ |

### 6.4.1 $\quad f_{p}<B W$

In case the pole $f_{p}$ is inside the system bandwidth BW, the component values composing the compensation network can be calculated as:

## Equation 79

$$
R_{C}=\frac{R_{E A}}{A_{0}} \cdot \frac{B W}{f_{p}}
$$

and

## Equation 80

$$
C_{C}=\frac{K}{2 \cdot \pi \cdot R_{C} \cdot B W}
$$

Where K represents the leading position of the Fz (Equation 11) in respect to the system bandwidth. In general a decade $(K=10)$ gives enough phase margin to the overall small loop transfer function.

### 6.4.2 <br> fp > BW

In case the pole $\mathrm{f}_{\mathrm{p}}$ is outside the system bandwidth BW, the component values composing the compensation network can be calculated as:

## Equation 81

$$
R_{C}=\frac{R_{E A}}{A_{0}} \cdot \frac{B W}{f_{p}}
$$

and
Equation 82

$$
C_{C}=\frac{K}{2 \cdot \pi \cdot R_{C} \cdot f_{p}}
$$

where K represents the leading position of the Fz (Equation 11) in respect to the pole $\mathrm{f}_{\mathrm{p}}$.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 7.1 HSOP8 package information

Figure 35: HSOP8 package outline


| Table 11: HSOP8 package mechanical data |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Dimensions (mm) |  |  |
|  | Min. | Typ. | Max. |
| A |  |  | 1.75 |
| A1 |  |  | 0.15 |
| A2 | 1.25 |  | 0.51 |
| b | 0.38 |  | 0.25 |
| c | 0.17 | 4.90 | 5.00 |
| D | 4.80 | 3.30 | 3.50 |
| D1 | 3.10 | 6.00 | 6.20 |
| E | 5.80 | 3.90 | 4.00 |
| E1 | 3.80 | 2.40 | 2.60 |
| E2 | 2.20 | 1.27 |  |
| e |  |  | 0.50 |
| h | 0.30 |  | 0.80 |
| L | 0.45 |  | $8^{\circ}$ |
| k | $0^{\circ}$ |  |  |

## 8 Ordering information

Table 12: Order code

| Order code | Package | Packing |
| :---: | :---: | :---: |
| LED5000PHR | HSOP8 | Tape \& reel |

## $9 \quad$ Revision history

Table 12: Document revision history


| Date | Revision | Changes |
| :---: | :---: | :--- |
| 28-Apr-2014 | 3 | Updated Section 6.1: Inverting buck-boost on page 37 (replaced 10 LEDs by <br> 5 LEDs in text above Figure 24 on page 39). |
| 30-Sep-2014 | 4 | Updated Figure 24 on page 39 (replaced by new figure). |
| 04-Apr-2016 | 5 | Updated Section 8: "Ordering information". <br> Minor text changes. |
| $26-$ Jul-2017 | 6 | Minor text changes. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics - All rights reserved

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Current \& Power Monitors \& Regulators category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :
NCP347MTAHTBG NCS37000MNG NCP4353BSNT1G MAX4845DEYT+T ZXCT1080QE5TA NCP4353ASNT1G ZXCT1008QFTA
UC3838ADW NCP361SNT1G ZXCT1023DFGTA ADM1294-1AARUZ-RL7 LT3092ETS8\#TRPBF LTC4151IMS-1\#PBF LM334S8\#PBF
INA203AIDR ADM1294-1AACPZ ADM1294-1BACPZ ADL5317ACPZ-REEL7 ADM1041ARQZ ADM1192-1ARMZ-R7 ADM12931BARUZ ADM1294-1AARUZ LTC1921CMS8\#PBF LTC1921IS8\#PBF LTC1392CS8\#PBF LTC1921CS8\#PBF LTC2921CGN\#PBF LTC2947IUHF-65\#PBF ZXCT1009FTA DM7332G-00364-B1 CS5460A-BSZ CS5463-ISZR ZXCT1107QSA-7 AP4341SNTR-G1 LT2940IDD\#PBF ZXCT1110W5-7 ZXCT1083E5TA ZXCT1021E5TA ZXCT1022E5TA ZXCT1041E5TA ZXCT1051E5TA ZXCT1080E5TA ZXCT1107SA-7 INA285AQDGKRQ1 INA286AQDGKRQ1 IR3725MTRPBF ISL28023FR12Z-T7A ISL28025FI12ZT7A IXCY10M45S IXCY10M90S

