


256-Kbit serial I²C bus EEPROM with configurable device address and software write protection, delivered in 4-ball WLCSP



WLCSP (CU)



Unsawn wafer

Features

- Compatible with following I²C bus modes:
 - 1 MHz (Fast-mode Plus)
 - 400 kHz (Fast-mode)
 - 100 kHz (Standard-mode)
- Memory array:
 - 256 Kbit (32 Kbytes) of EEPROM
 - Page size: 64 bytes
 - Additional identification page
- Configurable device address register
- Software write protection register
- Single supply voltage: 1.6 to 3.6 V
- Operating temperature range: -40 °C up to +85 °C
- Write cycle time:
 - Byte write within 5 ms
 - Page write within 5 ms
- Random and sequential read modes
- Enhanced ESD / latch-up protection
- More than 4 million write cycles
- More than 200-year data retention
- Package
 - WLCSP 4-ball (ECOPACK2)
 - Unsawn wafer (each die is tested)

Product status link

[M24256X-F](#)

1 Description

The M24256X-F is a 256-Kbit I²C-compatible EEPROM (electrically erasable programmable memory) organized as 32 K × 8 bits.

The M24256X-F can operate with a supply voltage from 1.65 V to 3.6 V, with a clock frequency up to 1 MHz, over an ambient temperature range from -40 °C to +85 °C. It can also operate down to 1.6 V, under some restricting conditions.

The M24256X-F offers three additional features, namely a 64-byte page, named identification page, which can be used to store sensitive application parameters that can be (later) permanently locked in read-only mode, a first 8-bit register, named configurable device address (CDA) register, authorizing the user, through software, to configure up to eight possibilities of chip enable address, and a second 8-bit register, named software write protection (SWP) register, authorizing the user, through software, to write protect a part or the full memory array.

Figure 1. Logic diagram





Table 1. Signal names

Signal name	Function	Direction
SDA	Serial data	I/O
SCL	Serial clock	Input
V _{CC}	Supply voltage	-
V _{SS}	Ground	-

Figure 2. WLCSP connections

Table 2. Signals vs. bump position

Signal name	Function	Direction
SDA	Serial data	I/O
SCL	Serial clock	Input
V _{CC}	Supply voltage	-
V _{SS}	Ground	-

2 Signal description

2.1 Serial clock (SCL)

SCL is an input. The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

2.2 Serial data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-AND with other open drain or open collector signals on the bus. A pull-up resistor must be connected from serial data (SDA) to V_{CC} (Figure 16 and Figure 17 indicate how to calculate the value of the pull-up resistor).

2.3 V_{SS} (ground)

V_{SS} is the reference for the V_{CC} supply voltage.

2.4 Supply voltage (V_{CC})

2.4.1 Operating supply voltage (V_{CC})

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [$V_{CC}(\min)$, $V_{CC}(\max)$] range must be applied (see Table 9). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (from 10 to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t_W).

2.4.2 Power-up conditions

The V_{CC} voltage has to rise continuously from 0 V up to the minimum V_{CC} operating voltage (see Table 9 in Section 9 DC and AC parameters).

Once the V_{CC} is greater than, or equal to, the minimum V_{CC} level, the master must wait for at least T_{WU} before sending the first command to the device. See Table 15 and Table 16 for the value of the wake-up time parameter.

2.4.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V_{CC} has reached the internal reset threshold voltage. This threshold is lower than the minimum V_{CC} operating voltage (see Table 9 in Section 9 DC and AC parameters). When V_{CC} passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until V_{CC} reaches a valid and stable DC voltage within the specified [$V_{CC}(\min)$, $V_{CC}(\max)$] range (see Table 9 in Section 9 DC and AC parameters).

In a similar way, during power-down (continuous decrease in V_{CC}), the device must not be accessed when V_{CC} drops below $V_{CC}(\min)$. When V_{CC} drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.


2.4.4 Power-down conditions

During power-down (continuous decrease in V_{CC}), the device must be in the standby power mode (mode reached after decoding a stop condition, assuming that there is no internal write cycle in progress).

3 Memory organization

The memory is organized as shown below.

Figure 3. Block diagram



1. Identification page, SWP and CDA registers.

4 Device features

4.1 Identification page

The identification page (64 bytes) is an additional page that can be read or written and (later) permanently locked in read-only mode. It is read or written by issuing the read or write identification page instruction. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to [Table 5](#), [Table 6](#) and [Table 7](#)):

- Device type identifier = 1011b
- MSB address bits A15/A6 are don't care except for address bit A10 which must be '0'
- LSB address bits A5/A0 define the byte address inside the identification page

If the identification page is locked, the data bytes transferred during the write identification page instruction are not acknowledged (NoACK).

4.2 Configurable device address register (CDA)

As the M24256X-F is delivered in 4-ball WLCSP without chip enable inputs, the device provides a non-volatile 8-bit register allowing the user to define a configurable device address (CDA) and a specific bit, named device address lock, to freeze the configurable device address register. This register can be read and written by issuing the read or write configurable device address instruction. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to [Table 5](#), [Table 6](#) and [Table 7](#)):

- Device type identifier = 1010b
- MSB address bits A15/A14/A13 must be equal to '110' (A15 = 1, A14 = 1 and A13 = 0)
- MSB address bits A12/A8 are don't care
- LSB address bits A7/A0 are don't care

The description of the configurable device address register is given in [Table 3](#).

Table 3. Configurable device address register

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
x ⁽¹⁾	x ⁽¹⁾	x ⁽¹⁾	x ⁽¹⁾	C2	C1	C0	DAL

1. x = Don't care bits, read as 0.

Note: Factory delivery of the register is 00000000b.

Bit b7:b4	Don't care bits - Read as '0'. (b7, b6, b5, b4) = (0, 0, 0, 0)
Bit b3:b1	<p>C2, C1, C0: Configurable device address bits</p> <p>b3, b2, b1 are used to configure up to eight possibilities of chip enable address:</p> <ul style="list-style-type: none"> (b3, b2, b1) = (0, 0, 0): the chip enable address is 000 (factory delivery value) (b3, b2, b1) = (0, 0, 1): the chip enable address is 001 (b3, b2, b1) = (0, 1, 0): the chip enable address is 010 (b3, b2, b1) = (0, 1, 1): the chip enable address is 011 (b3, b2, b1) = (1, 0, 0): the chip enable address is 100 (b3, b2, b1) = (1, 0, 1): the chip enable address is 101 (b3, b2, b1) = (1, 1, 0): the chip enable address is 110 (b3, b2, b1) = (1, 1, 1): the chip enable address is 111
Bit b0	<p>DAL: Device address lock bit</p> <p>b0 locks the CDA register in read-only mode:</p> <ul style="list-style-type: none"> b0 = 0: bits b3, b2, b1, b0 can be modified b0 = 1: bits b3, b2, b1, b0 cannot be modified and therefore the CDA register is frozen <p><i>Note: bits b3 to b0 can be updated (if b0 = 0) in the same write instruction. Setting b0 from 0 to 1 is an irreversible action.</i></p>

C2, C1 and C0 and DAL define the chip enable address in the device select code and device address lock. These bits can be written and re-configured with a write command.

At power up or after reprogramming, the device loads the last configuration of C2, C1, C0 and DAL values.

In order to prevent unwanted change of configurable device address bits, the M24256X proposes to protect the CDA register, freezing permanently it in read-only mode. The update of the CDA register is disabled (read-only) when the DAL bit is set to '1' (DAL = 1b).

In the same way, the update of the CDA register is enabled when the DAL bit is set to '0' (DAL = 0b).

Note: Updating the DAL bit from 0 to 1 is an irreversible action: the C2, C1, C0 and DAL bits cannot be updated any more.

4.3 Software write protection register (SWP)

As the M24256X-F is delivered in 4-ball WLCSP without write control (\overline{WC}) input, the device provides a non-volatile 8-bit register allowing the user to protect a specific area of the memory against the write instructions. The SWP offers four non volatile bits to configure by the user:

- Two bits to set the size of the write-protected memory and identified as block protect bits (BPn) bits
- One bit to enable / disable the write protection of the desired area and identified as write protect activation (WPA) bit
- One bit to definitively freeze in read-only mode the SWP register and identified as write protection lock (WPL) bit

This register can be written and read by issuing the read or write configurable device address instruction. These instructions use the same protocol and format as the random address read or page write (from/into memory array) except for the following differences (refer to [Table 5](#), [Table 6](#) and [Table 7](#)):

- Device type identifier = 1010b
- MSB address bits A15/A14/A13 must be equal to '101' (A15 = 1; A14 = 0; A13 = 1)
- MSB address bits A12/A8 are don't care
- LSB address bits A7/A0 are don't care

To prevent unwanted change of software write protection register bits, the M24256X-F proposes to protect the SWP register, freezing it permanently in read-only mode. The update of the SWP register is disabled (read only) when the WPL bit is set to '1' (WPL = 1b). In the same way, the update of the SWP register is enabled when the WPL bit is set to '0' (WPL = 0b).

Updating the SWP bit from '0' to '1' is an irreversible action: the WPA, BP1, BP0 and WPL bits cannot be updated any more.

When SWP is set to '1' and in case of write software write protection register, the device select and address bytes are acknowledged, data byte is not acknowledged and write cycle does not start.

Sending more than one byte about the write cycle (SWP register content does not change).
The description of the software write protection register is given in the table below:

Table 4. Software write protection register

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
$x^{(1)}$	$x^{(1)}$	$x^{(1)}$	$x^{(1)}$	WPA	BP1	BP0	WPL

1. x = Don't care bits, read as 0.


Note: Factory delivery of the register is 00000000b.

Bits b7:b4	Don't care bits - Read as '0'. (b7, b6, b5, b4) = (0, 0, 0, 0)
Bit b3	<p>WPA: write protect activation bit.</p> <p>b3 enables or disables the write protection:</p> <ul style="list-style-type: none"> • b3 = 0: no write protection. The whole memory can be written. • b3 = 1: write protection active. The memory block is protected according to BP bits setting.
Bits b2:b1	<p>BP1, BP0: block protection bits</p> <p>b2 and b1 define the size of the memory block to be protected against write instruction:</p> <ul style="list-style-type: none"> • (b2, b1) = (0, 0): the upper quarter of memory is write-protected • (b2, b1) = (0, 1): the upper half of memory is write protected • (b2, b1) = (1, 0): the upper ¾ of memory is write protected • (b2, b1) = (1, 1): the whole memory is write protected
Bit b0	<p>WPL: write protect lock bit</p> <p>b0 locks the write protection register value.</p> <ul style="list-style-type: none"> • b0 = 0: bits [b3: b0] can be modified • b0 = 1: bits [b3: b0] cannot be modified and therefore the write protection register is frozen. <p><i>Note:</i> bits b3 to b0 can be updated (if b0 = 0) in the same write instruction. Setting b0 from 0 to 1 is an irreversible action.</p>

5 Device operation

The device supports the I²C protocol. This is summarized in Figure 4. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data is defined to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which also provides the serial clock for synchronization. The device is always a slave in all communications.

Figure 4. I²C bus protocol



5.1 Start condition

Start is identified by a falling edge of serial data (SDA) while serial clock (SCL) is stable in the high state. A start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) serial data (SDA) and serial clock (SCL) for a start condition.

5.2 Stop condition

Stop is identified by a rising edge of serial data (SDA) while serial clock (SCL) is stable in the high state. A stop condition terminates communication between the device and the bus master. A read instruction that is followed by no ACK can be followed by a stop condition to force the device into the standby mode. A stop condition at the end of a write instruction triggers the internal write cycle.

5.3 Data input

During data input, the device samples serial data (SDA) on the rising edge of serial clock (SCL). For correct device operation, serial data (SDA) must be stable during the rising edge of serial clock (SCL), and the serial data (SDA) signal must change only when serial clock (SCL) is driven low.

5.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases serial data (SDA) after sending eight bits of data. During the ninth clock pulse period, the receiver pulls serial data (SDA) low to acknowledge the receipt of the eight data bits.

5.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a start condition. Following this, the bus master sends the device select code, on serial data (SDA), most significant bit first.

Table 5. Device address

Features	Device type identifier				Chip enable address			Bit 0 (LSB)
	Bit 7 (MSB) ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
Memory	1	0	1	0	C2	C1	C0	R/W
Identification page	1	0	1	1	C2	C1	C0	R/W
Identification page lock	1	0	1	1	C2	C1	C0	R/W
Configurable device address	1	0	1	0	C2	C1	C0	R/W
Software write protection	1	0	1	0	C2	C1	C0	R/W

1. The most significant bit, b7, is sent first.

Table 6. First byte address

Features	Bit 7 (MSB) ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	A15 = 0	A14	A13	A12	A11	A10	A9	A8
Identification page	X ⁽²⁾	X	X	X	X	0	X	X
Identification page lock	X	X	X	X	X	1	X	X
Configurable device address	1	1	0	X	X	X	X	X
Software write protection	1	0	1	X	X	X	X	X

1. The most significant bit, b7, is sent first.

2. X = Don't care bit

Table 7. Second byte address

Features	Bit 7 (MSB) ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Memory	A7	A6	A5	A4	A3	A2	A1	A0
Identification page	X ⁽²⁾	X	A5	A4	A3	A2	A1	A0
Identification page lock	X	X	X	X	X	X	X	X
Configurable device address	X	X	X	X	X	X	X	X
Software write protection	X	X	X	X	X	X	X	X

1. The most significant bit, b7, is sent first.

2. X = Don't care bit

When the device select code is received, the device responds only if the b3, b2 and b1 values match the values of the C2, C1 and C0 bits programmed in the configurable device address register.

If a match occurs, the corresponding device gives an acknowledgement on serial data (SDA) during the ninth bit time. If the device does not acknowledge the device select code, the device de-selects itself from the bus, and goes into Standby mode (therefore it does not acknowledge the device select code).

The eighth bit is the Read/Write bit (\overline{RW}). This bit is set to 1 for Read and 0 for Write operations.

6 Instructions

6.1 Write operations on memory array

Following a start condition the bus master sends a device select code with the R/W bit (\overline{RW}) reset to 0. The device acknowledges this, as shown in [Figure 5](#), and waits for two address bytes. The MSB address bit A15 must be equal to 0. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in [Section 5.5 Device addressing \(Table 5, Table 6 and Table 7\)](#) how to address the memory array.

When the bus master generates a stop condition immediately after a data byte ack bit (in the “10th bit” time slot), either at the end of a byte write or a page write, the internal Write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

After the stop condition and the successful completion of an internal Write cycle (t_W), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.


During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests.

If the addressed area is write protected through the SWP setting, the write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in [Figure 5](#).

6.1.1 Byte write

After the device select code and the address bytes with the MSB bit A15 equal to 0, the bus master sends one data byte. If the addressed location is write-protected, the device replies with no ACK, and the location is not modified, as shown in Figure 6. If, instead, the addressed location is not write-protected, the device replies with ACK. The bus master terminates the transfer by generating a stop condition, as shown in Figure 5.

Figure 5. Write mode sequence with data write enabled




6.1.2 Page write

The page write mode allows up to 64 bytes to be written in a single write cycle, provided they are all located in the same page in the memory: that is, the most significant memory address bits, A14/A6, are the same. The MSB bit A15 of the address transmitted must be equal to 0. If more bytes than those that fit up to the end of the page are sent, a “roll-over” occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 64 bytes of data, each one is acknowledged by the device if the addressed bytes are not write-protected with the SWP settings. In the opposite case, when the addressed bytes are write-protected by SWP settings, the contents of the addressed memory location are not modified, and each data byte is followed by a no ACK, as shown in Figure 6. After each transferred byte, the internal page address counter is incremented. The transfer is terminated by the bus master generating a stop condition.

Figure 6. Write mode sequence (data write inhibited)



6.1.3 ECC (error correction code) and write cycling

The error correction code (ECC) is an internal logic function which is transparent for the I²C communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes. Inside a group, if a single bit out of the four bytes happens to be erroneous during a read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group (a group of four bytes is located at addresses $[4*N, 4*N+1, 4*N+2, 4*N+3]$, where N is an integer.)

As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte 0, byte 1, byte 2 and byte 3 of the same group must remain below the maximum value defined in [Table 12](#).

6.1.4 Minimizing write delays by polling on ACK

During the internal write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum write time (t_w) is shown in AC characteristics tables in [Section 9 DC and AC parameters](#), but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.


The sequence, as shown in [Figure 7](#), is:

- Initial condition: a write cycle is in progress.
- Step 1: the bus master issues a start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal write cycle, no ACK is returned and the bus master goes back to step 1. If the device has terminated the internal write cycle, it responds with an ACK, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Note: In case of write to configurable device address register when C2, C1 and C0 are re-configured, the device returns ACK only if:

- Chip enable address of the device select code is equal to the new C2, C1 and C0 values
- An internal write cycle is completed (new C2, C1 and C0 values have been programmed in the chip enable register).

Figure 7. Write cycle polling flowchart using ACK



1. The seven most significant bits of the device select code of a random read (bottom right box in the figure) must be identical to the seven most significant bits of the device select code of the write (polling instruction in the Figure 7).

6.2 Write identification page

The identification page (64 bytes) is an additional page which can be written and (later) permanently locked in read-only mode. It is written by issuing the write identification page instruction. This instruction uses the same protocol and format as page write (into memory array), except for the device select code and the address. See in [Section 5.5 Device addressing](#) ([Table 5](#), [Table 6](#) and [Table 7](#)) how to address the identification page.

If the identification page is locked, the data bytes transferred during the write identification page instruction are not acknowledged (noACK).

6.2.1 Lock identification page

The lock identification page instruction (lock ID) permanently locks the identification page in read-only mode. The lock ID instruction is similar to byte write (into memory array) except for the device select code and the address. See in [Section 5.5 Device addressing](#) ([Table 5](#), [Table 6](#) and [Table 7](#)) how to address the identification page.

The sent data byte must have the b1 bit equal to '1' (b1 = 1), the values of bits b7 to b2 and b0 are "Don't care". The data byte have the following format: xxxx xx1x (x = Don't care)".

6.3 Write operations on configurable device address register

Write operations on configurable device address register are performed according to the state of the device address lock bit (DAL).

When DAL bit is set to '1', the CDA register is in read-only mode. When DAL bit is set to '0', the user can update the CDA register value.

Following a start condition the bus master sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this, as shown in Figure 8, and waits for the address bytes where the register is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in Section 5.5 Device addressing (Table 5, Table 6 and Table 7) how to address the configurable device address register.

When the bus master generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (no ACK).

If the three bits C2, C1 and C0 have been re-configured with a correct write command, the device acknowledges if the chip enable address of the device select code is equal to the new values of C2, C1 and C0, otherwise no ACK.

Sending more than one byte aborts the write cycle (chip enable register content is unchanged).

Bits (C2, C1, C0 + DAL) can be updated (DAL = '0' to '1') in the same program instruction.

If the configurable device address register is write protected (DAL=1), the write operation on this register is not executed and the accompanying data bytes are not acknowledged, as shown in Figure 9.

Figure 8. Write sequence on configurable device address register





Figure 9. Write sequence on configurable device address register with DAL = 1



6.4 Write operations on software write protection register (SWP)

Write operations on SWP register are performed according to the state of the write protect lock bit (WPL).

When WPL bit is set to '1', the SWP register is in read-only mode. When WPL bit is set to '0', the user can update the SWP register value.

Following a start condition the bus master sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this, as shown in [Figure 10](#), and waits for the address bytes where the SWP register is located. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. See in [Section 5.5 Device addressing](#) ([Table 5](#), [Table 6](#) and [Table 7](#)) how to address the software write protection register.

When the bus master generates a stop condition immediately after the data byte ACK bit (in the tenth bit time slot), the internal write cycle t_W is triggered. A stop condition at any other time slot does not trigger the internal write cycle.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any requests (no ACK).

Sending more than one byte aborts the write cycle (write protection register content is unchanged).

If the software write protection register is write protected (WPL=1), the write operation on this register is not executed and the accompanying data bytes are not acknowledged as shown in [Figure 11](#).

Figure 10. Write sequence on software write protection register





Figure 11. Write sequence on software write protection register with SWP = 1



6.5 Read operations on memory array

Read operations are performed independently of the SWP register value. MSB bit A15 of the address must be equal to 0.


After the successful completion of a read operation, the device internal address counter is incremented by one, to point to the next byte address.

Following a start condition the bus master sends a device select code with the \overline{RW} bit (\overline{RW}) set to '0'. The device acknowledges this and waits for the two bytes address. The device responds to each address byte with an acknowledge bit. Then, the bus master sends another start condition, and repeats the device select code, with the \overline{RW} bit set to '1'. The device acknowledges this, and outputs the contents of the data. See in [Section 5.5 Device addressing](#) (Table 5, Table 6 and Table 7) how to address the memory array.

After each byte read (data out), the device waits for an acknowledgement (data in) during the ninth bit time. If the bus master does not acknowledge during this time, the device terminates the data transfer and switches to its standby mode after a stop condition.

After the successful completion of a read operation, the device internal address counter is incremented by one, to point to the next byte address.

Figure 12. Read mode sequences



Note: The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the device select code of the write.

6.5.1 Random address read

A dummy write is first performed to load the address into this address counter (as shown in [Figure 12](#)) but without sending a stop condition. Then, the bus master sends another start condition, and repeats the device select code, with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master terminates the transfer with a stop condition, as shown in [Figure 12](#), without acknowledging the byte.

6.5.2 Current address read

For the current address read operation, following a start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a stop condition, as shown in [Figure 12](#), without acknowledging the byte.

Note: The address counter value is defined by instructions accessing either the memory or the registers or the identification page. When accessing the registers or the identification page, the address counter value is loaded with the registers or the identification page byte location, therefore the next current address read in the memory uses this new address counter value. When accessing the memory, it is safer to use the random address read instruction (this instruction loads the address counter with the byte location to read in the memory) instead of the current address read instruction.

6.5.3 Sequential read

This operation can be used after a current address read or a random address read. The bus master does acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a stop condition, as shown in [Figure 12](#).

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter “rolls-over”, and the device continues to output data from memory address 00h.

6.6 Read identification page

Following a start condition the bus master sends a device select code with the \overline{RW} bit (\overline{RW}) set to '0'. The device acknowledges this and waits for the address bytes where the identification page is located. The device responds to each address byte with an acknowledge bit. The bits A6/A0 define the byte address inside the identification page. Then, the bus master sends another start condition, and repeats the same device select code but with the \overline{RW} bit set to '1'. The device acknowledges this, and outputs the contents of the identification page. See in [Section 5.5 Device addressing \(Table 5, Table 6 and Table 7\)](#) how to address the identification page.

The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the identification page from location 10d, the number of bytes should be less than or equal to 54, as the ID page boundary is 64 bytes). After the 64th byte of the identification page, there is no “roll-over” to the beginning of the page.

To terminate the stream of data byte, the bus master must not acknowledge the byte, and must generate a stop condition, as shown in [Figure 12](#).

6.6.1 Read the lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [identification page write instruction + one data byte] to the device. The device returns an acknowledge bit if the identification page is unlocked, otherwise a no ACK bit if the identification page is locked.

Right after this, it is recommended to transmit to the device a start condition followed by a stop condition, so that:

- Start: the truncated command is not executed because the start condition resets the device internal logic
- Stop: the device is then set back into standby mode by the stop condition.

6.7 Read operations on configurable device address register

Following a start condition the bus master sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this and waits for the address bytes where the CDA register is located. The device responds to each address byte with an acknowledge bit. Then, the bus master sends another start condition, and repeats the device select code, with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the CDA register. See in [Section 5.5 Device addressing](#) (Table 5, Table 6 and Table 7) how to address the configurable device address register.


To terminate the stream of data byte, the bus master must not acknowledge the byte, and must generate a stop condition, as shown in [Figure 13](#).

After the successful completion of a read configurable device address, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one byte loops on reading the configurable device address register value.

The configurable device address register cannot be read while a write cycle (t_w) is ongoing.

The configurable device address bits (C2, C1, C0) values can be checked by sending the device select code. If the chip enable address b3, b2, b1 sent in the device select code is matching with the C2, C1 and C0 values, the device sends an ACK, otherwise it answers no ACK.

Figure 13. Random read sequence on configurable device address register



* The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the second device select code.

6.8 Read operations on software write protection register


Following a start condition the bus master sends a device select code with the R/W bit (\overline{RW}) set to 0. The device acknowledges this and waits for the address bytes where the SWP register is located. The device responds to each address byte with an acknowledge bit. Then, the bus master sends another start condition, and repeats the device select code, with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the SWP register. See in [Section 5.5 Device addressing](#) (Table 5, Table 6 and Table 7) how to address the software write protection register.

To terminate the stream of data byte, the bus master must not acknowledge the byte, and must generate a stop condition, as shown in [Figure 14](#).

After the successful completion of a read operation on SWP, the device internal address counter is not incremented by one, to point to the next byte address. Reading more than one byte loops on reading the SWP register value.

The SWP register cannot be read while a write cycle (t_w) is ongoing.

Figure 14. Random read sequence on SWP register



* The seven most significant bits of the first device select code of a random read must be identical to the seven most significant bits of the second device select code

7 Initial delivery state

At factory delivery, the device is delivered with:

- all the memory array and identification page bits set to 1 (each byte contains FFh)
- the CDA and SWP registers both set to 00000000b (00h)

When delivered in unsawn wafer, the CDA register is set to 00000001b (01h) and is frozen in read-only mode.

8 Maximum ratings

Stressing the device outside the ratings listed in [Table 8](#) may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
-	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering	see note ⁽¹⁾		°C
I _{OL}	DC output current (SDA = 0)	-	5	mA
V _{IO}	Input or output range	-0.50	4.6	V
V _{CC}	Supply voltage	-0.50	4.6	V
V _{ESD}	Electrostatic pulse (human body model) ⁽²⁾	-	4000	V

1. Compliant with JEDEC standard J-STD-020 (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July 2011).
2. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001, C1=100 pF, R1=1500 Ω).

9 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 9. Operating conditions

Symbol	Parameter	Min.		Max.	Unit
V_{CC}	Supply voltage	1.6	1.65	3.6	V
T_A	Ambient operating temperature: READ	-40	-40	85	°C
	Ambient operating temperature: WRITE	0	-40	85	
f_C	Operating clock frequency	-		1	MHz

Table 10. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C_{bus}	Load capacitance	-	100	pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V_{CC} to 0.8 V_{CC}		V
-	Input and output timing reference levels	0.3 V_{CC} to 0.7 V_{CC}		V

Figure 15. AC measurement I/O waveform




Table 11. Input parameters

Symbol	Parameter ⁽¹⁾	Test condition	Min.	Max.	Unit
C_{IN}	Input capacitance (SDA)	-	-	8	pF
C_{IN}	Input capacitance (other pins)	-	-	6	pF

1. Evaluated by characterization – Not tested in production.

Table 12. Cycling performance by groups of four bytes

Symbol	Parameter	Test condition	Max.	Unit
Ncycle	Write cycle endurance ⁽¹⁾	$T_A \leq 25^\circ\text{C}$, $V_{CC(\text{min})} < V_{CC} < V_{CC(\text{max})}$	4 000 000	Write cycles ⁽²⁾
		$T_A = 85^\circ\text{C}$, $V_{CC(\text{min})} < V_{CC} < V_{CC(\text{max})}$	1 200 000	

1. The write cycle endurance is defined by characterization and qualification. For devices embedding the ECC functionality, the write cycle endurance is defined for group of four bytes located at addresses $[4*N, 4*N+1, 4*N+2, 4*N+3]$ where N is an integer.
2. A write cycle is executed when either a write CDA, SWP register, a page write, a byte write, a write identification page or a lock identification page instruction is decoded. When using the byte write, the page write or the write identification page, refer also to Section 6.1.3 ECC (error correction code) and write cycling.

Table 13. Memory cell data retention

Parameter	Test condition	Min.	Unit
Data retention ⁽¹⁾	$T_A = 55^\circ\text{C}$	200	Year

1. The data retention behaviour is checked in production, while the data retention limit defined in this table is extracted from characterization and qualification results.

Table 14. DC characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Unit
I_{LI}	Input leakage current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Standby mode	-	± 2	μA
I_{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V_{SS} or V_{CC}	-	± 2	μA
I_{CC}	Supply current (Read)	$f_C = 400\text{ kHz}$	-	0.5	mA
		$f_C = 1\text{ MHz}$	-	1	
I_{CC0}	Supply current (Write)	During t_W $1.65\text{ V} \leq V_{CC} \leq 3.6\text{ V}$	-	1 ⁽¹⁾	mA
I_{CC1}	Standby supply current	Device not selected, ⁽²⁾ $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} < 2.5\text{ V}$	-	1	μA
		Device not selected, ⁽²⁾ $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} \geq 2.5\text{ V}$	-	2	
V_{IL}	Input low voltage (SCL, SDA)	$1.6 \leq V_{CC} < 2.5\text{ V}$	-0.45	$0.25 V_{CC}$	V
		$2.5 \leq V_{CC} \leq 3.6\text{ V}$	-0.45	$0.3 V_{CC}$	V
V_{IH}	Input high voltage (SCL, SDA)	$1.6 \leq V_{CC} < 2.5\text{ V}$	$0.75 V_{CC}$	$V_{CC} + 1$	V
		$2.5 \leq V_{CC} \leq 3.6\text{ V}$	$0.7 V_{CC}$	$V_{CC} + 1$	V
V_{OL}	Output low voltage	$I_{OL} = 1\text{ mA}$, $V_{CC} = 1.65\text{ V}$	-	0.2	V
		$I_{OL} = 2.1\text{ mA}$, $V_{CC} = 2.5\text{ V}$ or $I_{OL} = 3\text{ mA}$, $V_{CC} = 3.6\text{ V}$	-	0.4	V

1. Evaluated by characterization – Not tested in production.
2. The device is not selected after power-up, after a read instruction (after the stop condition), or after the completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a write instruction).

Table 15. AC characteristics in Fast-mode

Symbol	Alt.	Parameter	Min.	Max.	Unit
f_C	f_{SCL}	Clock frequency	-	400	kHz
t_{CHCL}	t_{HIGH}	Clock pulse width high	600	-	ns
t_{CLCH}	t_{LOW}	Clock pulse width low	1300	-	ns
$t_{QL1QL2}^{(1)}$	t_F	SDA (out) fall time	20	300	ns
t_{XH1XH2}	t_R	Input signal rise time	(2)	(2)	ns
t_{XL1XL2}	t_F	Input signal fall time	(2)	(2)	ns
t_{DXCH}	$t_{SU:DAT}$	Data in set up time	100	-	ns
t_{CLDX}	$t_{HD:DAT}$	Data in hold time	0	-	ns
$t_{CLQX}^{(3)}$	t_{DH}	Data out hold time	100	-	ns
$t_{CLQV}^{(4)}$	t_{AA}	Clock low to next data valid (access time)	-	900	ns
t_{CHDL}	$t_{SU:STA}$	Start condition setup time	600	-	ns
t_{DLCL}	$t_{HD:STA}$	Start condition hold time	600	-	ns
t_{CHDH}	$t_{SU:STO}$	Stop condition set up time	600	-	ns
t_{DHDL}	t_{BUF}	Time between Stop condition and next Start condition	1300	-	ns
t_W	t_{WR}	Write cycle time	-	5	ms
$t_{NS}^{(1)}$	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	50	ns
$t_{WU}^{(1)}$	-	Wake up time ⁽⁵⁾	-	5	µs


1. Evaluated by characterization – Not tested in production.
2. There are no minimum or maximum values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $f_C < 400$ kHz.
3. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
4. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC} , assuming that $R_{bus} \times C_{bus}$ time constant is within the values specified in Figure 16.
5. Wake up time: Delay between the V_{CCmin} stable and the first accepted command.

Table 16. AC characteristics in Fast-mode plus

Symbol	Alt.	Parameter	Min.	Max.	Unit
f_C	f_{SCL}	Clock frequency	0	1	MHz
t_{CHCL}	t_{HIGH}	Clock pulse width high	260	-	ns
t_{CLCH}	t_{LOW}	Clock pulse width low	500	-	ns
t_{XH1XH2}	t_R	Input signal rise time	(1)	(1)	ns
t_{XL1XL2}	t_F	Input signal fall time	(1)	(1)	ns
$t_{QL1QL2}^{(2)}$	t_F	SDA (out) fall time	20 ⁽³⁾	120	ns
t_{DXCH}	$t_{SU:DAT}$	Data in setup time	50	-	ns
t_{CLDX}	$t_{HD:DAT}$	Data in hold time	0	-	ns
$t_{CLQX}^{(4)}$	t_{DH}	Data out hold time	100	-	ns
$t_{CLQV}^{(5)}$	t_{AA}	Clock low to next data valid (access time)	-	450	ns
t_{CHDL}	$t_{SU:STA}$	Start condition setup time	250	-	ns
t_{DLCL}	$t_{HD:STA}$	Start condition hold time	250	-	ns
t_{CHDH}	$t_{SU:STO}$	Stop condition setup time	250	-	ns
t_{DHDL}	t_{BUF}	Time between Stop condition and next Start condition	500	-	ns
t_W	t_{WR}	Write cycle time	-	5	ms
$t_{NS}^{(2)}$	-	Pulse width ignored (input filter on SCL and SDA)	-	50	ns
$t_{WU}^{(2)}$	-	Wake up time ⁽⁶⁾	-	5	μ s

1. There are no minimum or maximum values for the input signal rise and fall times. However, it is recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when $f_C < 1$ MHz.
2. Evaluated by characterization – Not tested in production.
3. With $CL = 10$ pF.
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between $SCL=1$ and the falling or rising edge of SDA.
5. t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either $0.3 V_{CC}$ or $0.7 V_{CC}$, assuming that the $R_{bus} \times C_{bus}$ time constant is within the values specified in Figure 17.
6. Wake up time: Delay between the V_{CCmin} stable and the first accepted command.

Figure 16. Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I²C bus at maximum frequency $f_c = 400$ kHz



The $R_{bus} \times C_{bus}$ time constant must be below the 400 ns time constant line represented on the left





Figure 17. Maximum R_{bus} value vs. bus parasitic capacitance (C_{bus}) for an I²C bus at $f_c = 1$ MHz



The $R_{bus} \times C_{bus}$ time constant must be below the 150 ns time constant line represented on the left





Figure 18. AC waveforms




10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10.1 WLCSP4 (CU) package information

WLCSP4 is a 4 bumps, 0.703 x 0.977 mm, 0.4 x 0.5 mm pitch thin wafer level chip scale package.

Figure 19. WLCSP4 (CU) - Outline




1. Drawing is not to scale

Table 17. WLCSP4 (CU) - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.262	0.295	0.328	0.0103	0.0116	0.0129
A1	-	0.095	0.115	-	0.0037	0.0045
A2	-	0.175	0.190	-	0.0069	0.0075
A3	-	0.025		-	0.0010	-
b ⁽²⁾	0.165	0.185	0.205	-	0.0073	0.0081
D	0.679	0.703	0.727	-	0.0277	0.0286
E	0.953	0.977	1.001	-	0.0385	0.0394
e	-	0.400	-	-	0.0157	-
e1	-	0.500	-	-	0.0197	-
F	-	0.239	-	-	0.0094	-
G	-	0.152	-	-	0.0060	-
N	-	4	-	-	4	-
aaa	-	-	0.11	-	-	0.0043
bbb	-	-	0.11	-	-	0.0043
ccc	-	-	0.11	-	-	0.0043
ddd	-	-	0.06	-	-	0.0024
eee	-	-	0.06	-	-	0.0024

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimensions measured at the maximum bump diameter parallel to primary datum Z.

Figure 20. WLCSP4 (CU) - Recommended footprint



1. Dimensions are expressed in millimeters.

11 Ordering information

Table 18. Ordering information scheme

Example:	M24	256X	- F	CU	6	T	/V	F
Device type	M24 = I ² C serial access EEPROM							
Device function	256X = 256 Kbit (32 K x 8 bit)							
Operating voltage	F = V _{CC} = 1.6 to 3.6 V							
Package ⁽¹⁾	CU = WLCSP thin							
Device grade	6 = Industrial: device tested with standard test flow over -40 to 85 °C							
Option	T = Tape and reel packing blank = tube packing							
Process	/V = Manufacturing technology code							
Option	Blank = No back side coating F = Back side coating							

1. ECOPACK2 (RoHS compliant and free of brominated, chlorinated and antimony oxide flame retardants).

Table 19. Ordering information scheme (unsawn wafer)

Example:	M24	256X -	F	V	W	20	I	/90
Device type								
M24 = I ² C serial access EEPROM								
Device function								
256X = 256 Kbit (32 K x 8 bit)								
Operating voltage								
F = 1.6 to 3.6 V								
Process								
V = Manufacturing technology code								
Delivery form								
W = Unsawn wafer								
Wafer thickness								
20 = Non-backlapped wafer								
Wafer testing								
I = Inkless test								
Device grade								
90 = -40 °C to 85 °C								

Note: For all information concerning the M24256X-F delivered in unsawn wafer, contact your nearest ST sales office.

Note: Parts marked as “ES” or “E” are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST’s Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Revision history

Table 20. Document revision history

Date	Revision	Changes
12-Dec-2020	1	Initial release
28-Jul-2021	2	<p>Updated Section 2.2 Serial data (SDA), Section 2.4.2 Power-up conditions, Section 4.2 Configurable device address register (CDA), Section 4.3 Software write protection register (SWP), Section 5.2 Stop condition, Section 6.5 Read operations on memory array, Section 6.6 Read identification page, Section 6.7 Read operations on configurable device address register, Section 6.8 Read operations on software write protection register, Section 7 Initial delivery state and Section 11 Ordering information.</p> <p>Updated Table 5. Device address, Table 6. First byte address, Table 7. Second byte address, Table 15. AC characteristics in Fast-mode and Table 16. AC characteristics in Fast-mode plus.</p> <p>Updated note 1 in Table 8. Absolute maximum ratings, note 1 in Table 11. Input parameters and note 1 in Table 14. DC characteristics.</p> <p>Removed note 2 in Table 13. Memory cell data retention.</p> <p>Minor text edits across the whole document.</p>

Contents

1	Description	2
2	Signal description	4
2.1	Serial Clock (SCL)	4
2.2	Serial Data (SDA)	4
2.3	VSS (ground)	4
2.4	Supply voltage (VCC)	4
2.4.1	Operating supply voltage (VCC)	4
2.4.2	Power-up conditions	4
2.4.3	Device reset	4
2.4.4	Power-down conditions	4
3	Memory organization	5
4	Device features	6
4.1	Identification page	6
4.2	Configurable device address register (CDA)	6
4.3	Software write protection register (SWP)	7
5	Device operation	9
5.1	Start condition	9
5.2	Stop condition	9
5.3	Data input	10
5.4	Acknowledge bit (ACK)	10
5.5	Device addressing	11
6	Instructions	12
6.1	Write operations on memory array	12
6.1.1	Byte Write	13
6.1.2	Page Write	14
6.1.3	ECC (Error Correction Code) and Write cycling	15
6.1.4	Minimizing Write delays by polling on ACK	15
6.2	Write Identification Page	17
6.2.1	Lock Identification Page	17
6.3	Write operations on configurable device address register	18

6.4	Write operations on software write protection register (SWP)	19
6.5	Read operations on memory array	20
6.5.1	Random Address Read	21
6.5.2	Current Address Read	21
6.5.3	Sequential Read	21
6.6	Read Identification Page	22
6.6.1	Read the lock status	22
6.7	Read operations on chip enable register	23
6.8	Read operations on software write protection register	24
7	Initial delivery state	25
8	Maximum ratings	26
9	DC and AC parameters	27
10	Package information	33
10.1	WLCSP4 (CU) package information	33
11	Ordering information	35
	Revision history	37

List of tables

Table 1.	Signal names	2
Table 2.	Signals vs. bump position	3
Table 3.	Configurable device address register	6
Table 4.	Software write protection register	8
Table 5.	Device address	11
Table 6.	First byte address	11
Table 7.	Second byte address	11
Table 8.	Absolute maximum ratings	26
Table 9.	Operating conditions	27
Table 10.	AC measurement conditions	27
Table 11.	Input parameters	27
Table 12.	Cycling performance by groups of four bytes	28
Table 13.	Memory cell data retention	28
Table 14.	DC characteristics	28
Table 15.	AC characteristics in Fast-mode	29
Table 16.	AC characteristics in Fast-mode plus	30
Table 17.	WLCSP4 (CU) - Mechanical data	34
Table 18.	Ordering information scheme	35
Table 19.	Ordering information scheme (unsawn wafer)	36
Table 20.	Document revision history	37

List of figures

Figure 1.	Logic diagram	2
Figure 2.	WLCSP connections	3
Figure 3.	Block diagram	5
Figure 4.	I ² C bus protocol	9
Figure 5.	Write mode sequence with data write enabled	13
Figure 6.	Write mode sequence (data write inhibited)	14
Figure 7.	Write cycle polling flowchart using ACK	16
Figure 8.	Write sequence on configurable device address register	18
Figure 9.	Write sequence on configurable device address register with DAL = 1	18
Figure 10.	Write sequence on software write protection register	19
Figure 11.	Write sequence on software write protection register with SWP = 1	19
Figure 12.	Read mode sequences	20
Figure 13.	Random read sequence on configurable device address register	23
Figure 14.	Random read sequence on SWP register	24
Figure 15.	AC measurement I/O waveform	27
Figure 16.	Maximum R _{bus} value versus bus parasitic capacitance (C _{bus}) for an I ² C bus at maximum frequency f _C = 400 kHz	31
Figure 17.	Maximum R _{bus} value vs. bus parasitic capacitance (C _{bus}) for an I ² C bus at f _C = 1MHz.	31
Figure 18.	AC waveforms	32
Figure 19.	WLCSP4 (CU) - Outline	33
Figure 20.	WLCSP4 (CU) - Recommended footprint	34

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [EEPROM](#) category:

Click to view products by [STMicroelectronics](#) manufacturer:

Other Similar products are found below :

[M29F040-70K6](#) [718278CB](#) [718620G](#) [444358RB](#) [444362FB](#) [BR93C46-WMN7TP](#) [EEROMH](#) [CAT25320YIGT-KK](#) [LE24C162-R-E](#) [5962-8751409YA](#) [BR9016AF-WE2](#) [LE2464DXATBG](#) [CAS93C66VP2I-GT3](#) [W60002FT20T](#) [CAT24S128C4UTR](#) [ZD24C64B-SSGMA0](#) [BL24C04F-RRRC](#) [S-25C040A0I-I8T1U](#) [AT24C256BY7-YH-T](#) [M24C64-DFCT6TPK](#) [BR24C21FJ-E2](#) [BR24G02FVJ-3GTE2](#) [BR24L16FJ-WE2](#) [BR24L16FVJ-WE2](#) [BR24S16FJ-WE2](#) [BR24S256F-WE2](#) [BR93L56RFV-WE2](#) [BR93L66F-WE2](#) [BR93L76RFV-WE2](#) [CAT24C64C4CTR](#) [CHL24C32WEGT3](#) [AT28HC256E-12SU-T](#) [AT93C46DY6-YH-T](#) [BR24T02FVT-WSGE2](#) [M35B32-WMN6TP](#) [M24C64-FMC6TG](#) [M24C08-WDW6TP](#) [CAT25080VP2IGTQH](#) [CAT25020ZIGT-QP](#) [CAT24C01VP2I-GT3](#) [CAT93C76BZI-GT3](#) [CAT64LC40WI-T3](#) [CAT25256HU4E-GT3](#) [CAT25128VP2I-GT3](#) [CAT25040VP2I-GT3](#) [CAT25020VP2I-GT3](#) [CAT24C16ZI-G](#) [CAT24C05LI-G](#) [CAT24C01ZI-G](#) [CAT24C05WI-G](#)