


**32-Kbit serial I<sup>2</sup>C bus EEPROM 4 balls CSP**

Datasheet - production data

**Features**

- Compatible with the 400 kHz I<sup>2</sup>C protocol
- High speed 1MHz transfer rate
- Memory array:
  - 32 Kbit (4 Kbyte) of EEPROM
  - Page size: 32 byte
- Specific device code
- Supply voltage range:
  - 1.7 V to 5.5 V over -40 °C / +85 °C
  - 1.6 V to 5.5 V over 0 °C / +85 °C
- Operating temperature range
  - -40°C / +85°C
- Write
  - Byte Write within 5 ms
  - Page Write within 5 ms
- Random and sequential Read modes
- Software Write protect
  - Upper quarter memory array
  - Upper half memory array
  - Upper 3/4 memory array
  - Whole memory array
- ESD protection
  - Human Body Model: 4 kV
- More than 4 million Write cycles
- More than 200-years data retention
- Package
  - WLCSP, RoHS and Halogen free compliant (ECOPACK2<sup>®</sup>)

# Contents

- 1 Description . . . . . 6**
- 2 Signal description . . . . . 8**
  - 2.1 Serial Clock (SCL) . . . . . 8
  - 2.2 Serial Data (SDA) . . . . . 8
  - 2.3 V<sub>SS</sub> (ground) . . . . . 8
  - 2.4 Supply voltage (V<sub>CC</sub>) . . . . . 8
    - 2.4.1 Operating supply voltage (V<sub>CC</sub>) . . . . . 8
    - 2.4.2 Power-up conditions . . . . . 8
    - 2.4.3 Device reset . . . . . 8
    - 2.4.4 Power-down conditions . . . . . 9
- 3 Memory organization . . . . . 10**
- 4 Device operation . . . . . 11**
  - 4.1 Start condition . . . . . 12
  - 4.2 Stop condition . . . . . 12
  - 4.3 Data input . . . . . 12
  - 4.4 Acknowledge bit (ACK) . . . . . 12
  - 4.5 Device addressing . . . . . 13
- 5 Instructions . . . . . 14**
  - 5.1 Write operations . . . . . 14
    - 5.1.1 Byte Write . . . . . 15
    - 5.1.2 Page Write . . . . . 16
    - 5.1.3 Write protection . . . . . 17
    - 5.1.4 Minimizing Write delays by polling on ACK . . . . . 18
  - 5.2 Read operations . . . . . 19
    - 5.2.1 Random Address Read . . . . . 19
    - 5.2.2 Current Address Read . . . . . 20
    - 5.2.3 Sequential Read . . . . . 20
    - 5.2.4 Read the Write Protect register . . . . . 20
- 6 Initial delivery state . . . . . 21**



---

<b>7</b>	<b>Maximum rating</b> .....	<b>22</b>
<b>8</b>	<b>DC and AC parameters</b> .....	<b>23</b>
<b>9</b>	<b>Package information</b> .....	<b>29</b>
	9.1 Ultra Thin WLCSP package information .....	29
<b>10</b>	<b>Part numbering</b> .....	<b>33</b>
<b>11</b>	<b>Revision history</b> .....	<b>35</b>

## List of tables

Table 1.	Signal names . . . . .	6
Table 2.	Device select code . . . . .	13
Table 3.	Most significant address byte . . . . .	14
Table 4.	Least significant address byte . . . . .	14
Table 5.	Write Protect register (Address = 1xxx.xxxx.xxxx.xxxx) . . . . .	17
Table 6.	Absolute maximum ratings . . . . .	22
Table 7.	Test conditions . . . . .	23
Table 8.	Operating conditions . . . . .	23
Table 9.	DC characteristics . . . . .	24
Table 10.	400 kHz AC characteristics . . . . .	25
Table 11.	High frequency clock AC characteristics . . . . .	26
Table 12.	Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data . . . . .	30
Table 13.	Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data . . . . .	32
Table 14.	Ordering information scheme . . . . .	33
Table 15.	Document revision history . . . . .	35

## List of figures

Figure 1.	Logic diagram	6
Figure 2.	4-bump WLCSP connections (top view, marking side, with balls on the underside)	7
Figure 3.	Block diagram	10
Figure 4.	I <sup>2</sup> C bus protocol	11
Figure 5.	Write mode sequence (data write enabled)	15
Figure 6.	Write mode sequence (data write inhibited)	16
Figure 7.	Write cycle polling flowchart using ACK	18
Figure 8.	Read mode sequences	19
Figure 9.	Maximum $R_{bus}$ value versus bus parasitic capacitance ( $C_{bus}$ ) for an I <sup>2</sup> C bus at maximum frequency $f_C = 400$ kHz	27
Figure 10.	Maximum $R_{bus}$ value versus bus parasitic capacitance ( $C_{bus}$ ) for an I <sup>2</sup> C bus at high clock frequency	27
Figure 11.	AC waveforms	28
Figure 12.	Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline	29
Figure 13.	Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline	31
Figure 14.	Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package recommended footprint	32

# 1 Description


The M24C32T-FCU is a 32-Kbit I2C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 4 K × 8 bits.

The M24C32T-FCU can be hooked on the same bus as the M24C32S-FCU and M24C32M-FCU in WLCSP 4 bump, thanks to specific device select code. See [Section 4.5: Device addressing](#).

The M24C32T-FCU can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40 °C/+85 °C.

The M24C32T-FCU is delivered in a 4-ball WLCSP package.


**Figure 1. Logic diagram**



**Table 1. Signal names**

Signal name	Function	Direction
SDA	Serial Data	I/O
SCL	Serial Clock	Input
V <sub>CC</sub>	Supply voltage	-
V <sub>SS</sub>	Ground	-

**Figure 2. 4-bump WLCSP connections  
(top view, marking side, with balls on the underside)**



## 2 Signal description

### 2.1 Serial Clock (SCL)

SCL is an input. The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

### 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to  $V_{CC}$  ([Figure 9](#) indicates how to calculate the value of the pull-up resistor).

### 2.3 $V_{SS}$ (ground)

$V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

### 2.4 Supply voltage ( $V_{CC}$ )

#### 2.4.1 Operating supply voltage ( $V_{CC}$ )

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}(\min)$ ,  $V_{CC}(\max)$ ] range must be applied (see Operating conditions in [Section 8: DC and AC parameters](#)). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually from 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle ( $t_W$ ).

#### 2.4.2 Power-up conditions

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage (see Operating conditions in [Section 8: DC and AC parameters](#)).

#### 2.4.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until  $V_{CC}$  has reached the internal reset threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see Operating conditions in [Section 8: DC and AC parameters](#)). When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until  $V_{CC}$  reaches a valid and stable DC voltage within the specified [ $V_{CC}(\min)$ ,  $V_{CC}(\max)$ ] range (see Operating conditions in [Section 8: DC and AC parameters](#)).



In a similar way, during power-down (continuous decrease in  $V_{CC}$ ), the device must not be accessed when  $V_{CC}$  drops below  $V_{CC}(\min)$ . When  $V_{CC}$  drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.


#### 2.4.4 Power-down conditions

During power-down (continuous decrease in  $V_{CC}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

### 3 Memory organization

The memory is organized as shown below.

Figure 3. Block diagram




MS30750V1

## 4 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in [Figure 4](#). Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.

Figure 4. I<sup>2</sup>C bus protocol



## 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

## 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

## 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

## 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

## 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in [Table 2](#) (on Serial Data (SDA), most significant bit first).

**Table 2. Device select code**

Device type identifier <sup>(1)</sup>				Chip Enable address			R $\overline{W}$
b7	b6	b5	b4	b3	b2	b1	b0
1	0	1	0	0	0	0	R $\overline{W}$

1. The most significant bit, b7, is sent first.

The 8<sup>th</sup> bit is the Read/Write bit (R $\overline{W}$ ). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time.

If the device does not match the device select code, the device deselects itself from the bus, and goes into Standby mode (therefore will not acknowledge the device select code).

## 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the  $\overline{R/W}$  bit ( $\overline{RW}$ ) reset to 0. The device acknowledges this, as shown in [Figure 5](#), and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

**Table 3. Most significant address byte**

A15	A14	A13	A12	A11	A10	A9	A8
-----	-----	-----	-----	-----	-----	----	----

**Table 4. Least significant address byte**

A7	A6	A5	A4	A3	A2	A1	A0
----	----	----	----	----	----	----	----

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the “10<sup>th</sup> bit” time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle  $t_W$  is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.


After the Stop condition and the successful completion of an internal Write cycle ( $t_W$ ), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

### 5.1.1 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, the device replies with NoAck, and the location is not modified, as shown in [Figure 6](#). If, instead, the addressed location is not Write-protected, the device replies with Ack, as shown in [Figure 5](#). The bus master shall terminate the transfer by generating a Stop condition.

**Figure 5. Write mode sequence (data write enabled)**




### 5.1.2 Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A15/A5, are the same. If more bytes are sent than will fit up to the end of the page, a “roll-over” occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 32 bytes of data, each of which is acknowledged by the device if the page is not write-protected, as shown in *Figure 5*. If the page is write-protected, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in *Figure 6*. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.

**Figure 6. Write mode sequence (data write inhibited)**





### 5.1.3 Write protection

By writing specific values in a register ([Table 5](#)) located at address 1xxx.xxxx.xxxx.xxxx<sub>b</sub>, the memory array can be write-protected by blocks, which size can be defined as:

- the upper quarter memory array
- the upper half memory array
- the upper 3/4 memory array
- the whole memory array

**Table 5. Write Protect register (Address = 1xxx.xxxx.xxxx.xxxx<sub>b</sub>)**

	b7	b6	b5	b4	b3	b2	b1	b0
Write	x	x	x	x	Write protect activation	Size of write protected block	Size of write protected block	Write protect lock
Read	0	0	0	0				

*Note:* Location 1xxx.xxxx.xxxx.xxxx<sub>b</sub> is outside of the addressing field of the EEPROM memory (16 Kbytes are addressed within the 00xx.xxxx.xxxx.xxxx range)

- Bit b3 enables or disables the Write protection
  - b3=0: the whole memory can be written (no Write protection)
  - b3=1: the concerned block is write-protected
- Bits b2 and b1 define the size of the memory block to be protected against write instructions:
  - b2,b1=0,0: the upper quarter of memory is write-protected
  - b2,b1=0,1: the upper half memory is write-protected
  - b2,b1=1,0: the upper 3/4 of memory are write-protected
  - b2,b1=1,1: the whole memory is write-protected
- bit b0 locks the write protect status
  - b0=0: bits b3,b2,b1,b0 can be modified
  - b0=1: bits b3,b2,b1,b0 cannot be modified and therefore the memory write protection is frozen.
- b7, b6, b5, b4 bits are Don't Care bits.

#### Writing the Write Protect register

Writing in the Write protect register is performed with a Byte Write instruction at address 1xxx.xxxx.xxxx.xxxx<sub>b</sub>. Bits b7,b6,b5,b4 of the data byte are not significant (Don't Care).

Writing more than one byte will discard the write cycle (Write protect register content will not be changed).


### 5.1.4 Minimizing Write delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time ( $t_w$ ) is shown in AC characteristics tables in [Section 8: DC and AC parameters](#), but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in [Figure 7](#), is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

**Figure 7. Write cycle polling flowchart using ACK**



1. The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).


## 5.2 Read operations

Read operations are performed independently of the Write protection state.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.

For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.

Figure 8. Read mode sequences



### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in [Figure 8](#)) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in [Figure 8](#), without acknowledging the byte.

### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in [Figure 8](#).

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter “rolls-over”, and the device continues to output data from memory address 00h.

### 5.2.4 Read the Write Protect register

Reading the Write Protect register is performed with a Random Read instruction at address 1xxx.xxxx.xxxx.xxxx<sub>b</sub>. Bits b7, b6, b5, b4 of the Write Protect register content are read as 0, 0, 0, 0. The signification of the Protect Register lower bits b3, b2, b1, b0 are defined in [Section 5.1.3: Write protection](#).

Reading more than one byte will loop on reading the Write Protect Register value.

The Write Protect register cannot be read while a write cycle ( $t_w$ ) is ongoing.

## 6 Initial delivery state

The device is delivered with all the memory array bits set to 1 (each byte contains FFh) and the Write Protect register set to 0 (00h).

## 7 Maximum rating

Stressing the device outside the ratings listed in [Table 6](#) may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 6. Absolute maximum ratings**

Symbol	Parameter	Min.	Max.	Unit
-	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering	see note <sup>(1)</sup>		°C
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>IO</sub>	Input or output range	-0.50	6	V
V <sub>CC</sub>	Supply voltage	-0.50	6	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body model) <sup>(2)</sup>	-	4000	V

1. Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July 2011).
2. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012, C1=100 pF, R1=1500 Ω).

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

**Table 7. Test conditions**

Symbol	Parameter	Min.	Unit
Data retention <sup>(1)</sup>	TA = 55 °C	200	year
Cycling	TA = 25 °C	4 million	cycle

1. The data retention behavior is checked in production. The 200-year limit is defined from characterization and qualification results.

**Table 8. Operating conditions**

Symbol	Parameter	Min.		Max.	Unit
V <sub>CC</sub>	Supply voltage	1.60	1.70	5.5	V
T <sub>A</sub>	Ambient operating temperature: READ	-40	-40	85	°C
	Ambient operating temperature: WRITE	0	-40		
f <sub>C</sub>	Operating clock frequency, V <sub>CC</sub> = 1.6 V	-		400	kHz
	Operating clock frequency, V <sub>CC</sub> = 1.7 V	-		1000	

Table 9. DC characteristics

Symbol	Parameter	Test conditions	Min.	Max.	Unit
$I_{LI}$	Input leakage current (SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Standby mode	-	$\pm 2$	$\mu A$
$I_{LO}$	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$	-	$\pm 2$	$\mu A$
$I_{CC}$	Supply current (Read)	$V_{CC} < 1.8 V$ , $f_C = 400 kHz$	-	0.8	mA
		$V_{CC} \geq 1.8 V$ , $f_C = 400 kHz$	-	2	mA
		$V_{CC} \geq 1.8 V$ , $f_C = 1 MHz^{(1)}$	-	2.5	mA
$I_{CC0}$	Supply current (Write) <sup>(2)</sup>	During $t_W$	-	2	mA
$I_{CC1}$	Standby supply current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8 V$	-	1	$\mu A$
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5 V$	-	2	$\mu A$
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5 V$	-	3	$\mu A$
$V_{IL}$	Input low voltage (SCL, SDA)	-	-0.45	$0.25 V_{CC}$	V
$V_{IH}$	Input high voltage (SCL, SDA)	-	$0.75 V_{CC}$	$V_{CC} + 1$	V
$V_{OL}$	Output low voltage	$I_{OL} = 1 mA$ , $V_{CC} < 1.8 V$	-	0.2	V
		$I_{OL} = 2.1 mA$ , $V_{CC} = 2.5 V$	-	0.4	V
		$I_{OL} = 3 mA$ , $V_{CC} = 5.5 V$	-	0.4	V

1. Only for devices operating at  $f_{cMax} = 1 MHz$  (See [Table 8](#))
2. Characterized value, not tested in production.
3. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).



Table 10. 400 kHz AC characteristics

Symbol	Alt.	Parameter	Min.	Max.	Unit
$f_C$	$f_{SCL}$	Clock frequency	-	400	kHz
$t_{CHCL}$	$t_{HIGH}$	Clock pulse width high	600	-	ns
$t_{CLCH}$	$t_{LOW}$	Clock pulse width low	1300	-	ns
$t_{QL1QL2}^{(1)}$	$t_F$	SDA (out) fall time	20 <sup>(2)</sup>	300	ns
$t_{XH1XH2}$	$t_R$	Input signal rise time	(3)	(3)	ns
$t_{XL1XL2}$	$t_F$	Input signal fall time	(3)	(3)	ns
$t_{DXCH}$	$t_{SU:DAT}$	Data in set up time	100	-	ns
$t_{CLDX}$	$t_{HD:DAT}$	Data in hold time	0	-	ns
$t_{CLQX}^{(4)}$	$t_{DH}$	Data out hold time	50	-	ns
$t_{CLQV}^{(5)}$	$t_{AA}$	Clock low to next data valid (access time)	-	900	ns
$t_{CHDL}$	$t_{SU:STA}$	Start condition setup time	600	-	ns
$t_{DLCL}$	$t_{HD:STA}$	Start condition hold time	600	-	ns
$t_{CHDH}$	$t_{SU:STO}$	Stop condition set up time	600	-	ns
$t_{DHDL}$	$t_{BUF}$	Time between Stop condition and next Start condition	1300	-	ns
$t_W$	$t_{WR}$	Write time	-	5	ms
$t_{NS}^{(1)}$	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	50	ns

1. Characterized only, not tested in production.
2. With  $C_L = 10$  pF.
3. There is no min. or max. value for the input signal rise and fall times. It is however recommended by the I<sup>2</sup>C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_C < 400$  kHz.
4. The min value for  $t_{CLQX}$  (Data out hold time) offers a safe timing to bridge the undefined region of the falling edge SCL.
5.  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either  $0.3V_{CC}$  or  $0.7V_{CC}$ , assuming that  $R_{bus} \times C_{bus}$  time constant is less than 400 ns.

Table 11. High frequency clock AC characteristics

Symbol	Alt.	Parameter	Min.	Max.	Unit
$f_C$	$f_{SCL}$	Clock frequency	0	1	MHz
$t_{CHCL}$	$t_{HIGH}$	Clock pulse width high	260	-	ns
$t_{CLCH}$	$t_{LOW}$	Clock pulse width low	700 <sup>(1)</sup>	-	ns
$t_{XH1XH2}$	$t_R$	Input signal rise time	(2)	(2)	ns
$t_{XL1XL2}$	$t_F$	Input signal fall time	(2)	(2)	ns
$t_{QL1QL2}$ <sup>(3)</sup>	$t_F$	SDA (out) fall time	20 <sup>(4)</sup>	120	ns
$t_{DXCH}$	$t_{SU:DAT}$	Data in setup time	50	-	ns
$t_{CLDX}$	$t_{HD:DAT}$	Data in hold time	0	-	ns
$t_{CLQX}$ <sup>(5)</sup>	$t_{DH}$	Data out hold time	50	-	ns
$t_{CLQV}$ <sup>(6)</sup>	$t_{AA}$	Clock low to next data valid (access time)	-	650	ns
$t_{CHDL}$	$t_{SU:STA}$	Start condition setup time	250	-	ns
$t_{DLCL}$	$t_{HD:STA}$	Start condition hold time	250	-	ns
$t_{CHDH}$	$t_{SU:STO}$	Stop condition setup time	250	-	ns
$t_{DHDL}$	$t_{BUF}$	Time between Stop condition and next Start condition	500	-	ns
$t_W$	$t_{WR}$	Write time	-	5	ms
$t_{NS}$ <sup>(3)</sup>	-	Pulse width ignored (input filter on SCL and SDA)	-	50	ns

1. 600ns when  $-20^{\circ}\text{C} \leq t^{\circ} \leq +85^{\circ}\text{C}$ . Characterized only, not tested in production.
2. There is no min. or max. values for the input signal rise and fall times. However, it is recommended by the I<sup>2</sup>C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when  $f_C < 1$  MHz.
3. Characterized only, not tested in production.
4. With CL = 10 pF.
5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
6.  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either  $0.3 V_{CC}$  or  $0.7 V_{CC}$ , assuming that the  $R_{bus} \times C_{bus}$  time constant is within the values specified in [Figure 9](#).

Figure 9. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I<sup>2</sup>C bus at maximum frequency  $f_C = 400$  kHz




Figure 10. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I<sup>2</sup>C bus at high clock frequency





Figure 11. AC waveforms




AI00795j

## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 9.1 Ultra Thin WLCSP package information

Figure 12. Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline




1. Drawing is not to scale.
2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

Table 12. Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.240	0.270	0.300	0.0094	0.0106	0.0118
A1	-	0.095	-	-	0.0037	-
A2	-	0.175	-	-	0.0069	-
b <sup>(2)</sup> (3)	-	0.185	-	-	0.0073	-
D	-	0.851	0.871	-	0.0335	0.0343
E	-	0.851	0.871	-	0.0335	0.0343
e	-	0.400	-	-	0.0157	-
e1	-	0.500	-	-	0.0197	-
F	-	0.226	-	-	0.0089	-
G	-	0.176	-	-	0.0069	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
ccc	-	0.110	-	-	0.0043	-
ddd	-	0.060	-	-	0.0024	-
eee	-	0.060	-	-	0.0024	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

Figure 13. Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline




1. Drawing is not to scale.
2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

**Table 13. Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.265	0.295	0.330	0.0104	0.0116	0.0130
A1	-	0.095	-	-	0.0037	-
A2	-	0.175	-	-	0.0069	-
A3 (BSC)	-	0.025	-	-	0.0010	-
b <sup>(2) (3)</sup>	-	0.185	-	-	0.0073	-
D	-	0.851	0.871	-	0.0335	0.0343
E	-	0.851	0.871	-	0.0335	0.0343
e	-	0.400	-	-	0.0157	-
e1	-	0.500	-	-	0.0197	-
F	-	0.226	-	-	0.0089	-
G	-	0.176	-	-	0.0069	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
ccc	-	0.110	-	-	0.0043	-
ddd	-	0.060	-	-	0.0024	-
eee	-	0.060	-	-	0.0024	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

**Figure 14. Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package recommended footprint**



1. Dimensions are expressed in millimeters.



# 10 Part numbering

**Table 14. Ordering information scheme**

Example:	M24C32T-F	CU	6	T	/T	F
<b>Device type</b> M24 = I <sup>2</sup> C serial access EEPROM						
<b>Device function</b> C32T = 32 Kbits (4 K x 8 bits)						
<b>Operating voltage</b> F = V <sub>CC</sub> = 1.7 V to 5.5 V						
<b>Package<sup>(1)</sup></b> CU = ultra-thin 4-bump WLCSP						
<b>Device grade</b> 6 = device tested with standard test flow over -40 to 85 °C						
<b>Packing</b> T = Tape and reel packing						
<b>Process technology<sup>(2)</sup></b> /T = Process letter						
<b>Option</b> blank = no Back Side Coating (WLCSP height = 0.300mm) F = Back Side Coating (WLCSP height = 0.330mm)						

1. The package is ECOPACK2® (RoHS compliant and free of brominated, chlorinated and antimony oxide flame retardants).
2. The process letter appears on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.

**Engineering samples**

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 11 Revision history

**Table 15. Document revision history**

Date	Revision	Changes
06-Oct-2015	1	Initial release
22-Mar-2017	2	Updated <i>Features, Section 2.4.2: Power-up conditions, Figure 12: Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline, Figure 13: Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package outline, Table 12: Ultra Thin WLCSP- 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data, Table 13: Ultra Thin WLCSP-BSC - 4-bump, 0.851 x 0.851 mm, wafer level chip scale package mechanical data</i>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [EEPROM](#) category:*

*Click to view products by [STMicroelectronics](#) manufacturer:*

Other Similar products are found below :

[M29F040-70K6](#) [718278CB](#) [718620G](#) [444358RB](#) [444362FB](#) [BR93C46-WMN7TP](#) [EEROMH](#) [CAT25320YIGT-KK](#) [LE24C162-R-E](#) [5962-8751409YA](#) [BR9016AF-WE2](#) [LE2464DXATBG](#) [CAS93C66VP2I-GT3](#) [W60002FT20T](#) [CAT24S128C4UTR](#) [ZD24C64B-SSGMA0](#) [BL24C04F-RRRC](#) [S-25C040A0I-I8T1U](#) [AT24C256BY7-YH-T](#) [M24C64-DFCT6TPK](#) [BR24C21FJ-E2](#) [BR24G02FVJ-3GTE2](#) [BR24L16FJ-WE2](#) [BR24L16FVJ-WE2](#) [BR24S16FJ-WE2](#) [BR24S256F-WE2](#) [BR93L56RFV-WE2](#) [BR93L66F-WE2](#) [BR93L76RFV-WE2](#) [CAT24C64C4CTR](#) [CHL24C32WEGT3](#) [AT28HC256E-12SU-T](#) [AT93C46DY6-YH-T](#) [BR24T02FVT-WSGE2](#) [M35B32-WMN6TP](#) [M24C64-FMC6TG](#) [M24C08-WDW6TP](#) [CAT25080VP2IGTQH](#) [CAT25020ZIGT-QP](#) [CAT24C01VP2I-GT3](#) [CAT93C76BZI-GT3](#) [CAT64LC40WI-T3](#) [CAT25256HU4E-GT3](#) [CAT25128VP2I-GT3](#) [CAT25040VP2I-GT3](#) [CAT25020VP2I-GT3](#) [CAT24C16ZI-G](#) [CAT24C05LI-G](#) [CAT24C01ZI-G](#) [CAT24C05WI-G](#)