


M48T35 M48T35Y

5 V, 256 Kbit (32 Kb x 8) TIMEKEEPER[®] SRAM

Features

- Integrated, ultra low power SRAM, real-time clock, power-fail control circuit and battery
- BYTEWIDE[™] RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Frequency test output for real-time clock
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages
 V_{PFD} = power-fail deselect voltage):
 - M48T35: V_{CC} = 4.75 to 5.5 V; 4.5 V \leq V_{PFD} \leq 4.75 V
 - M48T35Y: V_{CC} = 4.5 to 5.5 V; 4.2 V \leq V_{PFD} \leq 4.5 V
- Self-contained battery and crystal in the CAPHAT[™] DIP package
- SOIC package provides direct connection for a SNAPHAT[®] housing containing the battery and crystal
- SNAPHAT[®] housing (battery and crystal) is replaceable
- Pin and function compatible with JEDEC standard 32 Kb x 8 SRAMs
- RoHS compliant
 - Lead-free second level interconnect



Contents

1	Desc	Description					
2	Оре	ration modes					
	2.1	READ mode					
	2.2	WRITE mode					
	2.3	Data retention mode					
3	Cloc	k operations					
	3.1	Reading the clock					
	3.2	Setting the clock					
	3.3	Stopping and starting the oscillator					
	3.4	Calibrating the clock					
	3.5	Century bit					
	3.6	V _{CC} noise and negative going transients 16					
4	Maxi	imum ratings					
5	DC a	and AC parameters					
6	Pack	age mechanical data 21					
7	Part	numbering					
8	Envi	ronmental information					
9	Revi	sion history					



List of tables

Signal names
Operating modes
READ mode AC characteristics
WRITE mode AC characteristics
Register map
Absolute maximum ratings 17
Operating and AC measurement conditions
Capacitance
DC characteristics
Power down/up AC characteristics
Power down/up trip points DC characteristics
PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data
SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT [®] , package mechanical data 22
SH – 4-pin SNAPHAT [®] housing for 48 mAh battery & crystal, package mechanical data. 23
SH – 4-pin SNAPHAT [®] housing for 120 mAh battery & crystal, package mechanical data 24
Ordering information scheme
SNAPHAT [®] battery table
Document revision history



List of figures

Figure 1.	Logic diagram
Figure 2.	DIP connections
Figure 3.	SOIC connections
Figure 4.	Block diagram
Figure 5.	READ mode AC waveforms
Figure 6.	WRITE enable controlled, WRITE AC waveform 10
Figure 7.	Chip enable controlled, WRITE AC waveforms 10
Figure 8.	Crystal accuracy across temperature 15
Figure 9.	Clock calibration
Figure 10.	Supply voltage protection
Figure 11.	AC measurement load circuit
Figure 12.	Power down/up mode AC waveforms 19
Figure 13.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline
Figure 14.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT®, package outline 22
Figure 15.	SH – 4-pin SNAPHAT [®] housing for 48 mAh battery & crystal, package outline
Figure 16.	SH – 4-pin SNAPHAT [®] housing for 120 mAh battery & crystal, package outline24
Figure 17.	Recycling symbols





1 Description

The M48T35/Y TIMEKEEPER[®] RAM is a 32 Kb x 8 non-volatile static RAM and real-time clock. The monolithic chip is available in two special packages to provide a highly integrated battery-backed memory and real-time clock solution.

The M48T35/Y is a non-volatile pin and function equivalent to any JEDEC standard 32 Kb x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600 mil DIP CAPHAT[™] houses the M48T35/Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT[®] housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in tape & reel form.

For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4T28-BR12SH".




Figure 1. Logic diagram

Table I.	Signal names	
A0-A14		Address inputs
DQ0-DQ7		Data inputs / outputs
Ē		Chip enable
G		Output enable
W		WRITE enable
V _{CC}		Supply voltage
V _{SS}		Ground

Table 1.Signal names

Figure 2. DIP connections

11621B

Figure 3. SOIC connections







Figure 4. Block diagram





2 Operation modes

As *Figure 4 on page 7* shows, the static memory array and the quartz controlled clock oscillator of the M48T35/Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE clock information in the bytes with addresses 7FF8h-7FFFh.

The clock locations contain the year, month, date, day, hour, minute, and second in 24-hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT[™] READ/WRITE memory cells. The M48T35/Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T35/Y also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below the battery backup switchover voltage (V_{SO}), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Mode	V _{cc}	μ	G	W	DQ0-DQ7	Power
Deselect		V _{IH}	Х	Х	High Z	Standby
WRITE	4.75 to 5.5 V or	V _{IL}	Х	V _{IL}	D _{IN}	Active
READ	4.5 to 5.5 V	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
READ		V _{IL}	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	Х	Х	Х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery backup mode

Table 2. Operating modes

1. See Table 11 on page 20 for details.

 $X = V_{IH}$ or V_{IL} ; V_{SO} = battery backup switchover voltage.

2.1 READ mode

The M48T35/Y is in the READ mode whenever \overline{W} (WRITE enable) is high and \overline{E} (chip enable) is low. The unique address specified by the 15 address inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time (t_{AVQV}) after the last address input signal is stable, providing that the \overline{E} and \overline{G} access times are also satisfied.


If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the chip enable access time (t_{ELQV}) or output enable access time (t_{ELQV}).

The state of the eight three-state data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} .



If the address inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for output data hold time (t_{AXQX}) but will go indeterminate until the next address access.





Note: WRITE enable $(\overline{W}) = high$.

Table 3. READ mode AC characteristics

Symbol	Parameter ⁽¹⁾	M481	M48T35/Y		
Symbol	Parameter	Min	Max	– Unit	
t _{AVAV}	READ cycle time	70		ns	
t _{AVQV}	Address valid to output valid		70	ns	
t _{ELQV}	Chip enable low to output valid		70	ns	
t _{GLQV}	Output enable low to output valid		35	ns	
t _{ELQX} ⁽²⁾	Chip enable low to output transition	5		ns	
t _{GLQX} ⁽²⁾	Output enable low to output transition	5		ns	
t _{EHQZ} ⁽²⁾	Chip enable high to output Hi-Z		25	ns	
t _{GHQZ} ⁽²⁾	Output enable high to output Hi-Z		25	ns	
t _{AXQX}	Address transition to output transition	10		ns	

1. Valid for ambient operating temperature: $T_A = 0$ to 70 or -40 to 85 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

2. C_L = 5 pF.



2.2 WRITE mode

The M48T35/Y is in the WRITE mode whenever W and E are low. The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A WRITE is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{EHAX} from chip enable or t_{WHAX} from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on W will disable the outputs t_{WLQ7} after \overline{W} falls.





Figure 6. WRITE enable controlled, WRITE AC waveform







Cumhal	Parameter ⁽¹⁾	M48	M48T35/Y		
Symbol		Min	Max	- Unit	
t _{AVAV}	WRITE cycle time	70		ns	
t _{AVWL}	Address valid to WRITE enable low	0		ns	
t _{AVEL}	Address valid to chip enable low	0		ns	
t _{WLWH}	WRITE enable pulse width	50		ns	
t _{ELEH}	Chip enable low to chip enable high	55		ns	
t _{WHAX}	WRITE enable high to address transition	0		ns	
t _{EHAX}	Chip enable high to address transition	0		ns	
t _{DVWH}	Input valid to WRITE enable high	30		ns	
t _{DVEH}	Input valid to chip enable high	30		ns	
t _{WHDX}	WRITE enable high to input transition	5		ns	
t _{EHDX}	Chip enable high to input transition	5		ns	
t _{WLQZ} (2)(3)	WRITE enable low to output Hi-Z		25	ns	
t _{AVWH}	Address valid to WRITE enable high	60		ns	
t _{AVEH}	Address valid to chip enable high	60		ns	
t _{WHQX} (2)(3)	WRITE enable high to output transition	5		ns	

Table 4. WRITE mode AC characteristics

Valid for ambient operating temperature: T_A = 0 to 70 or -40 to 85 °C; V_{CC} = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

2. C_L = 5 pF.

3. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

2.3 Data retention mode

With valid V_{CC} applied, the M48T35/Y operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as "Don't care" (see *Figure 12 on page 19, Table 10*, and *Table 11 on page 20*).

Note: A p but

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F The M48T35/Y may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO} , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T35/Y for an accumulated period of at least 7 years when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{rec} (min). \overline{E} should be kept high as V_{CC} rises past V_{PFD} (min) to prevent inadvertent WRITE cycles prior to processor stabilization. Normal RAM operation can resume t_{rec} after V_{CC} exceeds V_{PFD} (max).

For more information on battery storage life refer to the application note AN1012.





3 Clock operations

3.1 Reading the clock

Updates to the TIMEKEEPER[®] registers (see *Table 5*) should be halted before clock data is read to prevent reading data in transition. The BiPORT[™] TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register 7FF8h. As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

3.2 Setting the clock

Bit D7 of the control register 7FF8h is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER[®] registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (see *Table 5*). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FF9h-7FFFh to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in *Table 5* must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur within one second.

See the application note AN923, "TIMEKEEPER[®] Rolling Into the 21st Century" for information on century rollover.

3.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T35/Y is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T35/Y oscillator starts within 1 second.



Address	Data						Function/range			
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD format	
7FFFh		10 Y	'ears			Ye	ear		Year	00-99
7FFEh	0	0	0	10 M.		Мо	nth		Month	01-12
7FFDh	0	0	10 (date		Da	ate		Date	01-31
7FFCh	0	FT	CEB	СВ	0	0 Day		Century/ day	00-01/01-07	
7FFBh	0	0	10 h	ours		Hours		Hours	00-23	
7FFAh	0	1	0 minute	es	Minutes			Minutes	00-59	
7FF9h	ST	1() secon	ds	Seconds			Seconds	00-59	
7FF8h	W	R	S		Calibration			Control		

Table 5	. Red	gister	map

Keys:

S = SIGN bit

FT = FREQUENCY TEST bit (must be set to '0' upon power for normal operation)

R = READ bit

W = WRITE bit

ST = STOP bit

0 = Must be set to '0'

CEB = CENTURY ENABLE bit

CB = CENTURY bit

Note: When CEB is set to '1,' CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set).

When CEB is set to '0,' CB will not toggle. The WRITE bit does not need to be set to write to CEB.

3.4 Calibrating the clock

The M48T35/Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ± 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T35/Y improves to better than $\pm 1/-2$ ppm at 25 °C.

The oscillation rate of any crystal changes with temperature (see *Figure 8 on page 15*). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T35/Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 9 on page 15*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register 7FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is the



sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T35/Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the frequency test (FT) bit, the seventh-most significant bit in the day register is set to a '1,' and D7 of the seconds register is a '0' (oscillator running), DQ0 will toggle at 512 Hz during a READ of the seconds register. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the calibration byte for correction.

Note: Setting or changing the calibration byte does not affect the frequency test output frequency.

The FT bit MUST be reset to '0' for normal clock operations to resume. The FT bit is automatically reset on power-down.

For more information on calibration, see application note AN934, "TIMEKEEPER $\ensuremath{^{(\! R)}}$ Calibration."

3.5 Century bit

Bit D5 and D4 of clock register 1FFCh contain the CENTURY ENABLE bit (CEB) and the CENTURY bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle.

Note: The WRITE bit must be set in order to write to the CENTURY bit.







Figure 8. Crystal accuracy across temperature

Figure 9. Clock calibration







3.6 V_{CC} noise and negative going transients

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of 0.1 µF (as shown in *Figure 10*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.







4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
т	Ambient exercting temperature	Grade 1	0 to 70	°C
Τ _Α	Ambient operating temperature	Grade 6	-40 to 85	°C
T _{STG}	Storage temperature (V _{CC} off, oscillate	or off)	-40 to 85	°C
T _{SLD} ⁽¹⁾⁽²⁾⁽³⁾	Lead solder temperature for 10 second	260	°C	
N/	Input or output voltages	M48T35	–0.3 to 7	V
V _{IO}		M48T35Y	–0.3 to 7	V
M	Supply voltage	M48T35	–0.3 to 7	V
V _{CC}	Supply voltage	M48T35Y	–0.3 to 7	V
Ι _Ο	Output current	20	mA	
PD	Power dissipation	1	W	

Table 6.	Absolute	maximum	ratings
----------	----------	---------	---------

 For DIP package, soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

- 2. For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.
- 3. For SOH28 package, lead-free (Pb-free) lead finish: reflow at peak temperature of 260 °C (the time above 255 °C must not exceed 30 seconds).
- *Caution:* Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT[®] sockets.



5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC meas	Table 7. Operating and AC measurement conditions							
Parameter	M48T35	M48T35Y	Unit					
Supply voltage (V _{CC})	4.75 to 5.5	4.5 to 5.5	V					
Ambient operating temperature (T _A)	0 to 70	-40 to 85	°C					
Load capacitance (CL)	100	100	pF					
Input rise and fall times	≤ 5	≤ 5	ns					
Input pulse voltages	0 to 3	0 to 3	V					
Input and output timing ref. voltages	1.5	1.5	V					

Table 7. Operating and AC measurement conditions

Note:

Output Hi-Z is defined as the point where data is no longer driven.

Figure 11. AC measurement load circuit




Table 8. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Мах	Unit
C _{IN}	Input capacitance	-	10	pF
C _{OUT} ⁽³⁾	Output capacitance	-	10	pF

1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.

2. At 25 °C, f = 1 MHz.

3. Outputs deselected.




Sumhel	Devemeter	Test condition ⁽¹⁾	M4	M48T35		T35Y	11
Symbol Param	Parameter	lest condition (*)	Min	Max	Min	Max	Unit
I _{LI}	Input leakage current	$0 \ V \leq V_{IN} \leq V_{CC}$		±1		±1	μA
I _{LO} ⁽²⁾	Output leakage current	$0 \text{ V} \leq \text{V}_{OUT} \leq \text{V}_{CC}$		±1		±1	μA
I _{CC}	Supply current	Outputs open		50		30	mA
I _{CC1}	Supply current (standby) TTL	$\overline{E} = V_{IH}$		3		3	mA
I _{CC2}	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 \;V$		2		2	mA
V _{IL}	Input low voltage		-0.3	0.8	-0.3	0.8	V
V _{IH}	Input high voltage		2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{OL}	Output low voltage	I _{OL} = 2.1 mA		0.4		0.4	V
V _{OH}	Output high voltage	I _{OH} = -1 mA	2.4		2.4		V

Table 9.DC characteristics

Valid for ambient operating temperature: T_A = 0 to 70 or -40 to 85 °C; V_{CC} = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

2. Outputs deselected.







Symbol	Parameter ⁽¹⁾			Max	Unit
t _{PD}	\overline{E} or \overline{W} at V_{IH} before power down		0		μs
t _F ⁽²⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} fall time		300		μs
t _{FB} ⁽³⁾	$V_{\rm min}$ to $V_{\rm min}$ to $V_{\rm min}$	M48T35	10		μs
'FB`	V _{PFD} (min) to V _{SS} V _{CC} fall time M4	M48T35Y	10		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} rise time		10		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} rise time		1		μs
t _{rec} ⁽⁴⁾	V _{PFD} (max) to inputs recognized		40	200	ms

Table 10. Power down/up AC characteristics

1. Valid for ambient operating temperature: $T_A = 0$ to 70 or -40 to 85 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min).

3. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

4. t_{rec} (min) = 20 ms for industrial temperature grade 6 device.

Table 11. Power down/up trip points DC characteristics

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Тур	Max	Unit	
V	Power-fail deselect voltage	M48T35	4.5	4.6	4.75	V
✓ PFD	V _{PFD} Power-fail deselect voltage		4.2	4.35	4.5	V
Maria	Battery backup switchover voltage	M48T35		3.0		V
V _{SO}	V _{SO} Battery backup switchover voltage	M48T35Y		3.0		V
t _{DB} ⁽³⁾⁽⁵⁾	$t_{DB}^{(3)(5)}$ Expected data retention time		10 ⁽⁴⁾			Years
^I DR ⁽⁻⁾⁽⁻⁾		Grade 6	10 ⁽⁵⁾			Years

1. Valid for ambient operating temperature: $T_A = 0$ to 70 or -40 to 85 °C; $V_{CC} = 4.75$ to 5.5 V or 4.5 to 5.5 V (except where noted).

2. All voltages referenced to $V_{\mbox{\scriptsize SS}}.$

3. CAPHAT[™] and M4T32-BR12SH1 SNAPHAT[®] only, M4T28-BR12SH1 SNAPHAT[®] top t_{DR} = 7 years (typ).

4. Using larger M4T32-BR12SH6 SNAPHAT[®] top (recommended for industrial temperature range - grade 6 device).

5. At 25 °C, $V_{CC} = 0 V$.






6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





Note:


Drawing is not to scale.

			, ,		, i		
Symbol	mm			inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А		8.89	9.65		0.350	0.380	
A1		0.38	0.76		0.015	0.030	
A2		8.38	8.89		0.330	0.350	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		39.37	39.88		1.550	1.570	
E		17.83	18.34		0.702	0.722	
e1		2.29	2.79		0.090	0.110	
e3	33.02			1.3			
eA		15.24	16.00		0.600	0.630	
L		3.05	3.81		0.120	0.150	
Ν		28			28		

Table 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data



Figure 14. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT[®], package outline



Note: Drawing is not to scale.

Table 13. SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT[®], package mechanical data

Gumbal	mm			inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	-	-	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
а		0°	8°		0°	8°	
Ν		28	•		28		
CP			0.10			0.004	




Figure 15. SH – 4-pin SNAPHAT[®] housing for 48 mAh battery & crystal, package outline

Note: Drawing is not to scale.

Table 14. SH – 4-pin SNAPHAT[®] housing for 48 mAh battery & crystal, package mechanical data

Symbol		mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			9.78			0.385	
A1		6.73	7.24		0.265	0.285	
A2		6.48	6.99		0.255	0.275	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		14.22	14.99		0.560	0.590	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	






Figure 16. SH – 4-pin SNAPHAT[®] housing for 120 mAh battery & crystal, package ______


Note: Drawing is not to scale.

Table 15.	SH – 4-pin SNAPHAT [®] housing for 120 mAh battery & crystal, package
	mechanical data

-							
Symbol		mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			10.54			0.415	
A1		8.00	8.51		0.315	0.335	
A2		7.24	8.00		0.285	0.315	
A3			0.38			0.015	
В		0.46	0.56		0.018	0.022	
D		21.21	21.84		0.835	0.860	
E		17.27	18.03		0.680	0.710	
eB		3.20	3.61		0.126	0.142	
L		2.03	2.29		0.080	0.090	



7 Part numbering



For SOH28:

 $E = ECOPACK^{\mathbb{R}}$ package, tubes

 $F = ECOPACK^{(R)}$ package, tape & reel

For PCDIP28:

blank = ECOPACK[®] package, tubes

- 1. The M48T35 part is offered only in the PCDIP28 (i.e. CAPHAT™) package.
- 2. The M48T35Y is available only in the SOH28 (i.e. SNAPHAT SOIC) package.
- The SOIC package (SOH28) requires the SNAPHAT[®] battery package which is ordered separately under the part number "M4TXX-BR12SH" (see *Table 17 on page 25*).
- 4. Temperature grade 6 (–40 to +85 $^\circ\text{C})$ devices are not for new design. Contact ST sales office for availability.
- **Caution:** Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.


Table 17. SNAPHAT[®] battery table

Part number	Description	Package
M4T28-BR12SH	Lithium battery (48 mAh) SNAPHAT	SH
M4T32-BR12SH	Lithium battery (120 mAh) SNAPHAT®	SH



8 Environmental information





This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.



9 Revision history

Table 18.	Document revision history
-----------	---------------------------

Date	Revision	Changes
Nov-1999	1	First issue
07-Feb-2000	1.1	t _{DR} description changed (<i>Table 9</i>)
04-Jun-2001	2	Reformatted; temp/voltage info. added to tables (<i>Table 8, 9, 3, 4, 10, 11</i>); add century bit text
31-Jul-2001	2.1	Formatting changes based on latest document reviews
06-Mar-2002	2.2	Add PMDIP packaging option, which is "Not for New Design" (NND) (<i>Table 16</i>)
20-May-2002	2.3	Modify reflow time and temperature footnotes (Table 6)
26-Jun-2002	2.4	Add footnote to table (Table 11)
31-Mar-2003	3	v2.2 template applied; data retention condition updated (Table 11)
10-Dec-2003	4	Reformatted; update DC characteristics (Table 9)
31-Mar-2004	5	Reformatted; update Pb-free package information (Table 6, 16)
05-Dec-2005	6	Updated template, lead-free text, and remove footnote (Table 9, 16)
01-Aug-2007	7	Reformatted; added lead-free second level interconnect information to cover page and <i>Section 6: Package mechanical data</i> .
12-Feb-2009	8	Updated <i>Table 6</i> ; text in <i>Section 6: Package mechanical data</i> ; added <i>Section 8: Environmental information</i> ; minor formatting changes.
08-Sep-2010	9	Reformatted document; updated <i>Section 4</i> , <i>Table 12</i> , <i>16</i> ; removed PMDIP28 package.
07-Jun-2011	10	Updated footnote 1 of <i>Table 6: Absolute maximum ratings</i> ; updated <i>Section 8: Environmental information</i> .



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 2611 Rev 10



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Real Time Clock category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

 DS1302Z-LF
 710029X
 879047C
 405800G
 PT7C43390LE
 RV-3029-C2-32.768k-OPTION-B-TB-QA
 RV-2123-C2-32.768k-20PPM-TA-QA

 RV-3029-C2-32.768k-OPTION-A-TB-QA
 RV-1805-C3-32.768k-2PPM-TA-QA
 RV-3029-C3-32.768k-OPTION-A-TB-QA
 RV-2123-C2-32.768k-OPTION-A-TB-QA

 32.768kHz-20PPM-TA-QC
 RX8900SA UC3 PURE SN
 RX-4035LC:B3 PURE SN
 RX-8564LC:B PURE SN
 RX-8803LCUB PURE SN

 BULK
 RX-8571LCB0 PURE SN
 RTC-8564JE
 MCP7940M-I/P
 DS3231SN#T&R
 DS1391U-18+
 DS1347T+T&R
 RX-8564LC:B3 PURE

 SN
 DS1338Z-33+T
 RX-4571SA:B3 PURE SN
 DS1340U-33+T&R
 RX-8571LC:B3 PURE SN
 PCF8583T/5.518
 S-35190A-J8T1U
 RTC-4543SAB

 SN
 DS1338Z-33+T
 RX-4571SA:B3 PURE SN
 DS1340U-33+T&R
 RX-8803SA:UB3 PURE SN
 PCF8583T/5.518
 S-35190A-J8T1U
 RTC-4543SAB

 SN
 DS1338Z-33+T
 RX-4571SA:B3 PURE SN
 DS1340U-33+T&R
 RX-8803SA:UB3 PURE SN
 S-35390A-T8T1
 AB1815-T3
 AB-RTCMC-32.768kHz-E0C9-S3-DA-B-T

 4543SAB
 RTC-72421A
 RTC-72423A
 RX-8803LC:UB3 PURE SN
 RX-8803SA:UB3 PURE SN
 S-35390A-T8T1
 AB1815-T3
 AB-RTCMC-32.768kHz-E0C9-S3-D-B-T

 2.768kHz-AIGZ-S7-T
 AB-RTCMC-32.768kHz-B5GA-S3-T
 <td