

## M950x0-W M950x0-R M950x0-DF

# 4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock

Datasheet - production data



SO8 (MN) 150 mil width



TSSOP8 (DW) 169 mil width



UFDFPN8 (MC) 2 x 3 mm

#### **Features**

- Compatible with SPI bus serial interface (Positive clock SPI modes)
- Single supply voltage:
  - 2.5 V to 5.5 V for M950x0-W
  - 1.8 V to 5.5 V for M950x0-R
  - 1.7 V to 5.5 V for M95040-DF
- High-speed 20 MHz clock rate, 5 ms write time
- Memory array:
  - 1/2/4 Kbit (128/256/512 bytes) of EEPROM
  - Page size: 16 bytes
  - Write protection by block: 1/4, 1/2 or whole memory
  - Additional Write lockable Page (Identification page)
- · Enhanced ESD protection
- More than 4 million write cycles
- More than 200-year data retention
- Packages RoHS-compliant and Halogen-free (ECOPACK®)

Table 1. Device summary

Reference	Part number
	M95040-W
M950x0-W	M95020-W
	M95010-W
	M95040-R
M950x0-R	M95020-R
	M95010-R
M950x0-DF	M95040-DF

## **Contents**

1	Desc	cription
2	Sign	nal description
	2.1	Serial Data Output (Q)
	2.2	Serial Data Input (D)
	2.3	Serial Clock (C) 8
	2.4	Chip Select (S)
	2.5	Hold (HOLD)
	2.6	Write Protect (W)
	2.7	V <sub>SS</sub> ground
	2.8	Supply voltage (V <sub>CC</sub> )
		2.8.1 Operating supply voltage (V <sub>CC</sub> )
		2.8.2 Device reset
		2.8.3 Power-up conditions
		2.8.4 Power-down
3	Con	necting to the SPI bus11
	3.1	SPI modes
4	Ope	rating features
	<b>.</b> 4.1	Hold condition
	4.2	Status register
	4.3	Data protection and protocol control
5	Mem	nory organization
6	Instr	ructions
	6.1	Write Enable (WREN)
	6.2	Write Disable (WRDI)
	6.3	Read Status Register (RDSR)
		6.3.1 WIP bit
		6.3.2 WEL bit
		6.3.3 BP1, BP0 bits

	6.4	Write Status Register (WRSR)	21
	6.5	Read from Memory Array (READ)	22
	6.6	Write to Memory Array (WRITE)	23
	6.7	Read Identification Page (available only in M95040-D device)	25
	6.8	Write Identification Page (available only in M95040-D device)	26
	6.9	Read Lock Status (available only in M95040-D device)	27
	6.10	Lock Identification Page (available only in M95040-D device)	28
7	Powe	er-up and delivery states	29
	7.1	Power-up state	29
	7.2	Initial delivery state	29
8	Maxi	mum rating	30
9	DC a	nd AC parameters	31
10	Pack	age mechanical data	10
11	Part	numbering	13
12	Rovis	sion history	14



## List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	Write-protected block size	14
Table 4.	Instruction set	16
Table 5.	Significant bits within the address byte	16
Table 6.	Status register format	19
Table 7.	Address range bits	22
Table 8.	Absolute maximum ratings	30
Table 9.	Operating conditions (M950x0-W)	31
Table 10.	Operating conditions (M950x0-R)	
Table 11.	Operating conditions (M95040-DF, device grade 6)	31
Table 12.	AC test measurement conditions	31
Table 13.	Cycling performance	32
Table 14.	Memory cell data retention	32
Table 15.	Capacitance	32
Table 16.	DC characteristics (M950x0-W, device grade 6)	33
Table 17.	DC characteristics (M950x0-R or M95040-DF, device grade 6)	
Table 18.	AC characteristics (M950x0-W, device grade 6)	
Table 19.	AC characteristics (M950x0-R or M95040-DF, device grade 6)	36
Table 20.	AC characteristics (M950x0-W, device grade 6)	
Table 21.	AC characteristics (M950x0-R, device grade 6)	38
Table 22.	SO8N 8-lead plastic small outline, 150 mils body width, package	
	mechanical data	
Table 23.	TSSOP8 8-lead thin shrink small outline, package mechanical data	41
Table 24.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, data	
Table 25.	Ordering information scheme	43
Table 26.	Document revision history	44



## List of figures

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections	
Figure 3.	Bus master and memory devices on the SPI bus	11
Figure 4.	SPI modes supported	12
Figure 5.	Hold condition activation	13
Figure 6.	Block diagram	15
Figure 7.	Write Enable (WREN) sequence	17
Figure 8.	Write Disable (WRDI) sequence	18
Figure 9.	Read Status Register (RDSR) sequence	20
Figure 10.	Write Status Register (WRSR) sequence	21
Figure 11.	Read from Memory Array (READ) sequence	22
Figure 12.	Byte Write (WRITE) sequence	23
Figure 13.	Page Write (WRITE) sequence	24
Figure 14.	Read Identification Page sequence	25
Figure 15.	Write Identification Page sequence	26
Figure 16.	Read Lock Status sequence	27
Figure 17.	Lock ID sequence	28
Figure 18.	AC test measurement I/O waveform <sup>(1)</sup>	31
Figure 19.	Serial input timing	39
Figure 20.	Hold timing	39
Figure 21.	Serial output timing	39
Figure 22.	SO8N 8-lead plastic small outline 150 mils body width, package outline	40
Figure 23.	TSSOP8 8-lead thin shrink small outline, package outline	41
Figure 24.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, outline	42



### 1 Description

The M95010/ M95020/M95040 devices (M950x0) are electrically erasable programmable memories (EEPROMs) organized as 128/256/512 x 8 bits respectively, accessed through the SPI bus.

The M950x0-W can operate with a supply voltage from 2.5 V to 5.5 V, the M950x0-R can operate with a supply voltage from 1.8 V to 5.5 V, and the M950x0-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40  $^{\circ}$ C / +85  $^{\circ}$ C.

The M950x0-DF offers an additional page, named the Identification Page (16 bytes). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.





Figure 1. Logic diagram

Figure 2. 8-pin package connections



1. See Section 10: Package mechanical data for package dimensions, and how to identify pin-1.

57/

Table 2. Signal names

Signal name	Function
С	Serial Clock
D	Serial Data input
Q	Serial Data output
S	Chip Select
W	Write Protect
HOLD	Hold
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground



### 2 Signal description

During all operations,  $V_{CC}$  must be held stable and within the specified valid range:  $V_{CC}$ (min) to  $V_{CC}$ (max).

All of the input and output signals can be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , as specified in *Table 16: DC characteristics (M950x0-W, device grade 6)* and *Table 17: DC characteristics (M950x0-R or M95040-DF, device grade 6)*. These signals are described next.

### 2.1 Serial Data Output (Q)

This output signal transfers data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

#### 2.2 Serial Data Input (D)

This input signal transfers data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

#### 2.3 Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

## 2.4 Chip Select (S)

When this input signal is high, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select (S) low selects the device, placing it in the Active Power mode.

After Power-up, a falling edge on Chip Select  $(\overline{S})$  is required prior to the start of any instruction.

### 2.5 Hold (HOLD)

The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  driven low.

### 2.6 Write Protect $(\overline{W})$

This input signal controls whether the memory is write protected. When Write Protect  $(\overline{W})$  is held low, writes to the memory are disabled, but other operations remain enabled. Write Protect  $(\overline{W})$  must either be driven high or low, but must not be left floating.

#### 2.7 V<sub>SS</sub> ground

V<sub>SS</sub> is the reference for the V<sub>CC</sub> supply voltage.

### 2.8 Supply voltage (V<sub>CC</sub>)

#### 2.8.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 9: Operating conditions (M950x0-W)*, *Table 10: Operating conditions (M950x0-R)* and *Table 11: Operating conditions (M95040-DF, device grade 6)*). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle ( $t_{W}$ ).

In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

#### 2.8.2 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until  $V_{CC}$  reaches the internal reset threshold voltage (this threshold is defined in *Table 9: Operating conditions (M950x0-W)*, *Table 10: Operating conditions (M950x0-R)* and *Table 11: Operating conditions (M95040-DF, device grade 6)* as  $V_{RES}$ ).

When V<sub>CC</sub> passes over the POR threshold, the device is reset and is in the following state:

- Standby Power mode
- Deselected (note that, to be executed, an instruction must be preceded by a falling edge on Chip Select (S))
- Status register value:
  - Write Enable Latch (WEL) is reset to 0
  - Write In Progress (WIP) is reset to 0
  - SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits)

When the device is in the above state, it must not be accessed until  $V_{CC}$  reaches a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range defined in *Table 9:* Operating conditions (M950x0-W), Table 10: Operating conditions (M950x0-R) and Table 11: Operating conditions (M95040-DF, device grade 6).

#### 2.8.3 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from  $V_{SS}$  to  $V_{CC}$ . During this time, the Chip Select ( $\overline{S}$ ) line is not allowed to float but should follow the  $V_{CC}$  voltage. It is therefore recommended to connect the  $\overline{S}$  line to  $V_{CC}$  via a suitable pull-up resistor (see *Figure 3: Bus master and memory devices on the SPI bus*).

In addition, the Chip Select  $(\overline{S})$  input offers a built-in safety feature, as the  $\overline{S}$  input is edge sensitive as well as level sensitive: after power-up, the device does not become selected until a falling edge has first been detected on Chip Select  $(\overline{S})$ . This ensures that Chip Select  $(\overline{S})$  must have been high, prior to going low to start the first operation.

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage defined in *Table 9: Operating conditions (M950x0-W)*, *Table 10: Operating conditions (M950x0-R)* and *Table 11: Operating conditions (M95040-DF, device grade 6)* and the rise time must not vary faster than 1 V/µs.

#### 2.8.4 Power-down

During power-down (continuous decrease in the  $V_{CC}$  supply voltage below the minimum  $V_{CC}$  operating voltage defined in *Table 9: Operating conditions (M950x0-W)*, *Table 10: Operating conditions (M950x0-R)* and *Table 11: Operating conditions (M95040-DF, device grade 6)*), the device must be:

- Deselected (Chip Select S should be allowed to follow the voltage applied on V<sub>CC</sub>)
- In Standby Power mode (there should not be any internal write cycle in progress).

577

### 3 Connecting to the SPI bus

The device is fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (S) goes low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 3: Bus master and memory devices on the SPI bus shows an example of three memory devices connected to an MCU, on an SPI bus. Only one memory device is selected at a time, so only one memory device drives the Serial Data output (Q) line at a time, the other memory devices are high impedance.

The pull-up resistor R (represented in *Figure 3: Bus master and memory devices on the SPI bus*) ensures that a device is not selected if the bus master leaves the S line in the high impedance state.

In applications where the bus master might enter a state where all SPI bus inputs/outputs would be in high impedance at the same time (for example, if the bus master is reset during the transmission of an Instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the  $\overline{S}$  line is pulled high): this ensures that  $\overline{S}$  and C do not become high at the same time, and so, that the  $t_{SHCH}$  requirement is met. The typical value of R is 100 k $\Omega$ .




Figure 3. Bus master and memory devices on the SPI bus

1. The Write Protect  $(\overline{W})$  and Hold  $(\overline{HOLD})$  signals should be driven, high or low as appropriate.



#### 3.1 SPI modes

The device can be driven by a microcontroller with its SPI peripheral running in either of the following modes:

- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 4: SPI modes supported*, is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)




Figure 4. SPI modes supported

#### **Operating features** 4

#### **Hold condition** 4.1

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven low at the same time as Serial Clock (C) already being low (as shown in Figure 5: Hold condition activation).

The Hold condition ends when the Hold (HOLD) signal is driven high at the same time as Serial Clock (C) already being low.

Figure 5: Hold condition activation also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being low.




Figure 5. Hold condition activation

#### 4.2 Status register

Figure 6 shows the position of the Status register in the control logic of the device. This register contains a number of control bits and status bits, as shown in Table 6: Status register format and as detailed in Section 6.3: Read Status Register (RDSR).

#### 4.3 Data protection and protocol control

To help protect the device from data corruption in noisy or poorly controlled environments, a number of safety features have been built in to the device. The main security measures can be summarized as follows:

- WEL bit is reset at power-up.
- Chip Select (S) must rise after the eighth clock count (or multiple thereof) in order to start a non-volatile Write cycle (in the memory array or in the Status register).
- Accesses to the memory array are ignored during the non-volatile programming cycle, and the programming cycle continues unaffected.
- Invalid Chip Select (S) and Hold (HOLD) transitions are ignored.

For any instruction to be accepted and executed, Chip Select (S) must be driven high after the rising edge of Serial Clock (C) that latches the last bit of the instruction, and before the next rising edge of Serial Clock (C).

For this, "the last bit of the instruction" can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except in the case of RDSR and READ instructions). Moreover, the "next rising edge of CLOCK" might (or might not) be the next bus transaction for some other device on the bus.

When a Write cycle is in progress, the device protects it against external interruption by ignoring any subsequent READ, WRITE or WRSR instruction until the present cycle is complete.

Status register bits Protected array addresses Protected block BP1 BP0 M95040 M95020 M95010 0 0 none none none none 0 1 Upper quarter 180h - 1FFh C0h - FFh 60h - 7Fh 1 0 80h - FFh 40h - 7Fh Upper half 100h - 1FFh 1 1 Whole memory 000h - 1FFh 00h - FFh 00h - 7Fh

Table 3. Write-protected block size




14/46 DocID6512 Rev 13

#### **Memory organization** 5

The memory is organized as shown in *Figure 6*.

Figure 6. Block diagram



#### 6 Instructions

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction byte, as summarized in *Table 4*.

If an invalid instruction is sent (one not contained in *Table 4*), the device automatically enters a Wait state until deselected.

Table 4. Instruction set

Instruction	Description	Instruction format
WREN	Write Enable	0000 X110 <sup>(1)</sup>
WRDI	Write Disable	0000 X100 <sup>(1)</sup>
RDSR	Read Status Register	0000 X101 <sup>(1)</sup>
WRSR	Write Status Register	0000 X001 <sup>(1)</sup>
READ	Read from Memory Array	0000 A <sub>8</sub> 011 <sup>(2)</sup>
WRITE	Write to Memory Array	0000 A <sub>8</sub> 010 <sup>(2)</sup>
RDID <sup>(3)</sup>	Read Identification Page	1000 0011
WRID <sup>(3)</sup>	Write Identification Page	1000 0010
RDLS <sup>(3)</sup>	Reads the Identification Page lock status.	1000 0011
LID <sup>(3)</sup>	Locks the Identification page in read-only mode.	1000 0010

<sup>1.</sup> X = Don't Care.

Table 5. Significant bits within the address byte<sup>(1)(2)</sup>

Instructions	Bit b3 of the	Address byte							
instructions	instruction byte	b7	b6	b5	b4	b3	b2	b1	b0
READ or WRITE	A8/x <sup>(3)</sup>	A7	A6	A5	A4	А3	A2	A1	A0
RDID or WRID	0	0	0	0	0	A3	A2	A1	A0
RDLS or LID	0	1	0	0	0	0	0	0	0

<sup>1.</sup> A: Significant address bit.

16/46

DocID6512 Rev 13

<sup>2.</sup> For M95040, A8 = 1 for the upper half of the memory array and 0 for the lower half, while for M95010 and M95020, A8 is Don't Care.

<sup>3.</sup> Available only for the M95040-DF device.

<sup>2.</sup> x: bit is Don't Care.

<sup>3.</sup> For M95040, A8 = 1 for the upper half of the memory array and 0 for the lower half, while for M95010 and M95020, A8 is Don't Care.

### 6.1 Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in *Figure 7: Write Enable (WREN) sequence*, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

S

C

Instruction

D

High Impedance

Al01441D

Figure 7. Write Enable (WREN) sequence




#### 6.2 Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device. As shown in Figure~8: Write Disable (WRDI) sequence, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

The Write Enable Latch (WEL) bit is reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion
- Write Protect (W) line being held low.

Figure 8. Write Disable (WRDI) sequence



18/46 DocID6512 Rev 13

#### 6.3 Read Status Register (RDSR)

The Read Status Register instruction is used to read the Status Register.

As shown in *Figure 9*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte are then shifted in, on Serial Data Input (D). The current state of the bits in the Status register is shifted out, on Serial Data Out (Q). The Read Cycle is terminated by driving Chip Select  $(\overline{S})$  high.

The Status Register is always readable, even if a Write or Write Status Register cycle is in progress. During a Write Status Register cycle, the values of the non-volatile bits (BP0, BP1) become available when a new RDSR instruction is executed, after completion of the Write cycle. On the other hand, the two read-only bits (Write Enable Latch (WEL), Write In Progress (WIP)) are dynamically updated during the ongoing Write cycle.

It is possible to read the Status Register contents continuously, as described in Figure 9.

Bits b7, b6, b5 and b4 are always read as 1. The status and control bits of the Status register are as follows:

b7

1 1 1 1 BP1 BP0 WEL WIP

Block Protect bits
Write Enable Latch bit
Write In Progress bit

Table 6. Status register format

#### 6.3.1 WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

#### 6.3.2 WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

#### 6.3.3 BP1, BP0 bits

The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in *Table 3: Write-protected block size*) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.




Figure 9. Read Status Register (RDSR) sequence

#### 6.4 Write Status Register (WRSR)

A Write Status Register (WRSR) instruction allows new values to be written to the Status register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed.

The WRSR instruction is entered by driving Chip Select  $(\overline{S})$  low, sending the instruction code followed by the data byte on Serial Data input (D), and driving the Chip Select  $(\overline{S})$  signal high. Chip Select  $(\overline{S})$  must be driven high after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the WRSR instruction is not executed.

Driving the Chip Select (S) signal high at a byte boundary of the input data triggers the self-timed write cycle that takes  $t_W$  to complete (as specified in *Table 16: DC characteristics* (M950x0-W, device grade 6) to *Table 19: AC characteristics* (M950x0-R or M95040-DF, device grade 6)). The instruction sequence is shown in *Figure 10: Write Status Register* (WRSR) sequence.

While the Write Status Register cycle is in progress, the Status register may still be read to check the value of the Write in progress (WIP) bit: the WIP bit is 1 during the self-timed write cycle  $t_{W}$ , and, 0 when the write cycle is complete. The WEL bit (Write enable latch) is also reset at the end of the write cycle  $t_{W}$ .

The WRSR instruction allows the user to change the values of the BP1, BP0 bits which define the size of the area that is to be treated as read only, as defined in *Table 3: Write-protected block size*. The contents of the BP1, BP0 bits are updated after the completion of the WRSR instruction, including the t<sub>W</sub> write cycle.

The WRSR instruction has no effect on the b7, b6, b5, b4, b1 and b0 bits in the Status register which are always read as 0.




Figure 10. Write Status Register (WRSR) sequence

The WRSR instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a write cycle is already in progress
- if the device has not been deselected, by Chip Select (S) being driven high, after the eighth bit, b0, of the data byte has been latched in
- if Write Protect (W) is low during the WRSR command (instruction, address and data)



#### 6.5 Read from Memory Array (READ)

As shown in Figure 11: Read from Memory Array (READ) sequence, to send this instruction to the device, Chip Select (S) is first driven low. The bits of the instruction byte and address byte are then shifted in, on Serial Data Input (D). For the M95040, the most significant address bit, A8, is incorporated as bit b3 of the instruction byte, as shown in Table 4: Instruction set. The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).

If Chip Select (S) continues to be driven low, an internal bit-pointer is automatically incremented at each clock cycle, and the corresponding data bit is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select  $(\overline{S})$  high. The rising edge of the Chip Select  $(\overline{S})$  signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.

Table 7. Address range bits **Device** M95040 M95020 M95010 A7-A0 Address Bits A8-A0 A6-A0

Figure 11. Read from Memory Array (READ) sequence

s Byte Address Data Out High Impedance AI01440E

Depending on the memory size, as shown in Table 7: Address range bits, the most significant address bits are Don't Care.

22/46 DocID6512 Rev 13

#### 6.6 Write to Memory Array (WRITE)

As shown in <u>Figure 12: Byte Write (WRITE) sequence</u>, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data input (D). The instruction is terminated by driving Chip Select  $(\overline{S})$  high at a byte boundary of the input data. The self-timed Write cycle, triggered by the rising edge of Chip Select  $(\overline{S})$ , continues for a period  $t_W$  (as specified in Table 16: DC characteristics (M950x0-W, device grade 6) to Table 19: AC characteristics (M950x0-R or M95040-DF, device grade 6)). After this time, the Write in Progress (WIP) bit is reset to 0.

In the case of *Figure 12: Byte Write (WRITE) sequence*, Chip Select  $(\overline{S})$  is driven high after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. If, though, Chip Select  $(\overline{S})$  continues to be driven low, as shown in *Figure 13: Page Write (WRITE) sequence*, the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle. If Chip Select  $(\overline{S})$  still continues to be driven low, the next byte of input data is shifted in, and used to overwrite the byte at the start of the current page.

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select (S) being driven high, at a byte boundary (after the rising edge of Serial Clock (C) that latches the last data bit, and before the next rising edge of Serial Clock (C) occurs anywhere on the bus)
- if Write Protect (W) is low or if the addressed page is in the area protected by the Block Protect (BP1 and BP0) bits

Note: The self-timed write cycle  $t_W$  is internally executed as a sequence of two consecutive events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is read as "0" and a programmed bit is read as "1".




Figure 12. Byte Write (WRITE) sequence

Depending on the memory size, as shown in Table 7: Address range bits, the most significant address bits are Don't Care.



DocID6512 Rev 13




Figure 13. Page Write (WRITE) sequence

1. Depending on the memory size, as shown in Table 7: Address range bits, the most significant address bits are Don't Care.

577

#### 6.7 Read Identification Page (available only in M95040-D device)

The Read Identification Page (RDID) instruction is used to read the Identification Page (additional page of 16 bytes which can be written and later permanently locked in Read-only mode).

The Chip Select  $(\overline{S})$  signal is first driven low, the bits of the instruction byte and address bytes are then shifted in (MSB first) on Serial Data input (D). Address bit A7 must be 0 and the other address bits are Don't Care except the lower address bits [A3:A0] (it might be easier to define these bits as 0, as shown in *Table 5*). Data is then shifted/clocked out (MSB first) on Serial Data output (Q).

The first byte addressed can be any byte within the identification page.

If Chip Select  $(\overline{S})$  continues to be driven low, the internal address register is automatically incremented and the byte of data at the new address is shifted out.

Note that there is no roll over feature in the Identification Page. The address of bytes to read must not exceed the page boundary.

The read cycle is terminated by driving Chip Select  $(\overline{S})$  high. The rising edge of the Chip Select  $(\overline{S})$  signal can occur at any time when the data bits are shifted out.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.




Figure 14. Read Identification Page sequence

#### 6.8 Write Identification Page (available only in M95040-D device)

The Write Identification Page (WRID) instruction is used to write the Identification Page (additional page of 16 bytes which can also be permanently locked in Read-only mode).

The Chip Select signal  $(\overline{S})$  is first driven low, and then the bits of the instruction byte, address bytes, and at least one data byte are shifted in (MSB first) on Serial Data input (D). Address bit A7 must be 0 and the other address bits are Don't Care except the lower address bits [A3:A0] (it might be easier to define these bits as 0, as shown in *Table 5*).

The self-timed Write cycle starts from the rising edge of Chip Select  $(\overline{S})$ , and continues for a period  $t_W$  (as specified in *Chapter 9: DC and AC parameters*).




Figure 15. Write Identification Page sequence

The instruction is discarded, and is not executed if the Block Protect bits (BP1,BP0) = (1,1) or one of the conditions defined in *Section 4.3: Data protection and protocol control* is not satisfied.

577

#### 6.9 Read Lock Status (available only in M95040-D device)

The Read Lock Status (RDLS) instruction is used to read the lock status.

To send this instruction to the device, Chip Select  $(\overline{S})$  first has to be driven low. The bits of the instruction byte and address bytes are then shifted in (MSB first) on Serial Data input (D). Address bit A7 must be 1; all other address bits are Don't Care (it might be easier to define these bits as 0, as shown in *Table 5*). The Lock bit is the LSB (Least Significant Bit) of the byte read on Serial Data output (Q). It is at '1' when the lock is active and at '0' when the lock is not active. If Chip Select  $(\overline{S})$  continues to be driven low, the same data byte is shifted out.

The read cycle is terminated by driving Chip Select  $(\overline{S})$  high. The instruction sequence is shown in *Figure 16*.

The Read Lock Status instruction is not accepted and not executed if a Write cycle is currently in progress.




Figure 16. Read Lock Status sequence

#### 6.10 Lock Identification Page (available only in M95040-D device)

The Lock Identification Page (LID) command is used to permanently lock the Identification Page in Read-only mode.

The LID instruction is issued by driving Chip Select (S) low, sending (MSB first) the instruction code, the address and a data byte on Serial Data input (D), and driving Chip Select (S) high. In the address sent, A7 must be equal to 1. All other address bits are Don't Care (it might be easier to define these bits as 0, as shown in Table 5). The data byte sent must be equal to the binary value xxxx xx1x, where x = Don't Care. The LID instruction is terminated by driving Chip Select (S) high at a data byte boundary, otherwise, the instruction is not executed.




Figure 17. Lock ID sequence

Driving Chip Select  $(\overline{S})$  high at a byte boundary of the input data triggers the self-timed Write cycle which duration is  $t_W$  (specified in *Section 9: DC and AC parameters*). The instruction sequence is shown in *Figure 17*.

The instruction is discarded, and is not executed if the Block Protect bits (BP1,BP0) = (1,1) or one of the conditions defined in *Section 4.3: Data protection and protocol control* is not satisfied.

**47**/

## 7 Power-up and delivery states

#### 7.1 Power-up state

After Power-up, the device is in the following state:

- Low power Standby Power mode
- Deselected (after Power-up, a falling edge is required on Chip Select (S) before any instructions can be started)
- Not in Hold Condition
- Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The BP1 and BP0 bits of the Status register are unchanged from the previous power-down (they are non-volatile bits).

### 7.2 Initial delivery state

The device is delivered with:

- the memory array set to all 1s (each byte = FFh)
- Status register: bit SRWD =0, BP1 =0 and BP0 =0
- M95040-D only: the identification page bytes values are Don't Care.



### 8 Maximum rating

Stressing the device outside the ratings listed in *Table 8: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>AMR</sub>	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering	see note (1)		°C
V <sub>O</sub>	Output voltage	-0.50	V <sub>CC</sub> +0.6	V
VI	Input voltage	-0.50	V <sub>CC</sub> +1.0	V
I <sub>OL</sub>	DC output current (Q = 0)	-	5	mA
I <sub>IH</sub>	DC output current (Q = 1)	-	5	mA
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body Model) voltage <sup>(2)</sup>	-	4000	V

Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July 2011).



<sup>2.</sup> Positive and negative pulses applied on pin pairs, according to the AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100pF, R1=1500  $\Omega$ , R2=500  $\Omega$ ).

## 9 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 9. Operating conditions (M950x0-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
T <sub>A</sub>	Ambient operating temperature (device grade 6)	<del>-4</del> 0	85	°C

Table 10. Operating conditions (M950x0-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C


Table 11. Operating conditions (M95040-DF, device grade 6)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 12. AC test measurement conditions

Symbol	Parameter	Min.	Max.	Unit	
C <sub>L</sub>	Load capacitance	3	30		
-	Input rise and fall times	-	50	ns	
-	Input pulse voltages	0.2V <sub>CC</sub> t	V		
-	Input and output timing reference voltages 0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>			V	

Figure 18. AC test measurement I/O waveform<sup>(1)</sup>



1. Output Hi-Z is defined as the point where data out is no longer driven.



Table 13. Cycling performance<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min.	Max.	Unit
	Write cycle endurance	$T_A \le 25$ °C, $V_{CC}$ (min) < $V_{CC}$ < $V_{CC}$ (max)	-	4,000,000	Write cycle
Ncycle	write cycle endurance	$T_A = 85 ^{\circ}\text{C},$ $V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	-	1,200,000	vville Cycle

<sup>1.</sup> Cycling performance for products identified by process letter K (previous products were specified with 1 million cycles at  $25\,^{\circ}$ C).

Table 14. Memory cell data retention<sup>(1)</sup>

Parameter	Test conditions	Min.	Unit
Data retention	T <sub>A</sub> = 55 °C	200	Year

For products identified by process letter K (previous products were specified with a data retention of 40 years at 55°C). The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.

Table 15. Capacitance (1)

Symbol	Parameter	Test condition	Min.	Max.	Unit
C <sub>OUT</sub>	Output capacitance (Q)	V <sub>OUT</sub> = 0 V	-	8	pF
C	Input capacitance (D)	V <sub>IN</sub> = 0 V	-	8	pF
C <sub>IN</sub>	Input capacitance (other pins)	V <sub>IN</sub> = 0 V	·	6	pF

<sup>1.</sup> Sampled only, not 100% tested, at TA=25 °C and a frequency of 5 MHz.



Table 16. DC characteristics (M950x0-W, device grade 6)

Table 16. Do characteristics (M300x0-11, device grade o)										
Symbol	Parameter	Test conditions in addition to those defined in <i>Table</i> 9	Min.	Max.	Unit					
ILI	Input leakage current	$V_{IN} = V_{SS}$ or $V_{CC}$	-	± 2	μΑ					
I <sub>LO</sub>	Output leakage current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$	-	± 2	μΑ					
		$V_{CC} = 2.5 \text{ V, } f_C = 5 \text{ MHz,}$ $C = 0.1 \text{ V}_{CC}/0.9 \text{ V}_{CC,} \text{ Q} = \text{open}$	-	2						
Icc	Supply current (Read)	$V_{CC}$ = 2.5 V, $f_{C}$ = 10 MHz, C = 0.1 $V_{CC}$ /0.9 $V_{CC}$ , Q = open	-	2	mA					
		$V_{CC} = 5.5 \text{ V, } f_{C} = 20 \text{ MHz,}$ $C = 0.1 V_{CC}/0.9 V_{CC,} Q = \text{open}$	-	5 <sup>(1)</sup>						
I <sub>CC0</sub> <sup>(2)</sup>	Supply current (Write)	During $t_W$ , $\overline{S} = V_{CC}$ , 2.5 V < $V_{CC}$ < 5.5 V	-	5	mA					
la a c	Supply current	$\overline{S} = V_{CC}, V_{CC} = 5.5 \text{ V},$ $V_{IN} = V_{SS} \text{ or } V_{CC},$	-	3 <sup>(3)</sup>	пΔ					
I <sub>CC1</sub>	(Standby)	$\overline{S} = V_{CC}, V_{CC} = 2.5 \text{ V},$ $V_{IN} = V_{SS} \text{ or } V_{CC},$	-	2 (4)	μA					
V <sub>IL</sub>	Input low voltage	-	-0.45	0.3 V <sub>CC</sub>	V					
V <sub>IH</sub>	Input high voltage	-	0.7 V <sub>CC</sub>	V <sub>CC</sub> +1	V					
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1.5 mA, V <sub>CC</sub> = 2.5 V	-	0.4	V					
V <sub>OH</sub>	Output high voltage	$V_{CC}$ = 2.5 V and $I_{OH}$ = 0.4 mA or $V_{CC}$ = 5 V and $I_{OH}$ = 2 mA	0.8 V <sub>CC</sub>	-	V					
V <sub>RES</sub> <sup>(2)</sup>	Internal reset threshold voltage	-	1.0 <sup>(5)</sup>	1.65 <sup>(6)</sup>	V					

- 1. Only for the devices identified by process letter K.
- 2. Characterized only, not tested in production.
- 3.  $2 \mu A$  for the devices identified by process letter G or S.
- 4.  $1 \mu A$  for the devices identified by process letter G or S.
- 5.  $0.5\ V$  with the device identified by process letter K.
- 6. 1.5 V with the device identified by process letter K.

Table 17. DC characteristics (M950x0-R or M95040-DF, device grade 6)

Symbol	Parameter	Parameter Test conditions in addition to those defined in <i>Table 10</i> or <i>Table 11</i> and <i>Table 12</i> <sup>(1)</sup>		Max.	Unit
I <sub>LI</sub>	Input leakage current	$V_{IN} = V_{SS}$ or $V_{CC}$	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	$S = V_{CC}$ , voltage applied on $Q = V_{SS}$ or $V_{CC}$	-	± 2	μA
I <sub>CC</sub>	Supply current (Read)	$V_{CC}$ = 1.8 V or 1.7 V, $f_C$ = 5 MHz, C = 0.1 $V_{CC}$ /0.9 $V_{CC}$ , Q = open	-	2	mA
I <sub>CC0</sub> <sup>(2)</sup>	Supply current (Write)	$V_{CC}$ = 1.8 V or 1.7 V, during $t_W$ , $\overline{S}$ = $V_{CC}$	-	5	mA
I <sub>CC1</sub>	Supply current (Standby)	$V_{CC}$ = 1.8 V or 1.7 V, $\overline{S}$ = $V_{CC}$ , $V_{IN}$ = $V_{SS}$ or $V_{CC}$	-	1	μΑ
V <sub>IL</sub>	Input low voltage	V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	٧
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.15 mA, V <sub>CC</sub> = 1.8 V or 1.7 V	-	0.3	V
V <sub>OH</sub>	Output high voltage	$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.8 \text{ V or } 1.7 \text{ V}$	0.8 V <sub>CC</sub>	-	V
V <sub>RES</sub> <sup>(2)</sup>	Internal reset threshold voltage	-	1.0 <sup>(3)</sup>	1.65 <sup>(4)</sup>	٧

If the application uses the M950x0-R or M95040-DF devices with 2.5 V ≤V<sub>CC</sub> ≤5.5 V and -40 °C ≤T<sub>A</sub> ≤+85 °C, please refer to Table 16: DC characteristics (M950x0-W, device grade 6), rather than to the above table.

<sup>2.</sup> Characterized only, not tested in production.

<sup>3.</sup>  $0.5 \ V$  with the device identified by process letter K.

<sup>4. 1.5</sup> V with the device identified by process letter K.

Table 18. AC characteristics (M950x0-W, device grade 6)<sup>(1)</sup>

Test conditions specified in <i>Table 9</i> and <i>Table 12</i>										
Symbol	Alt.	Parameter	V <sub>CC</sub> = 2.	.5 to 5.5 V		<sup>2)</sup> 5 to 5.5 V	Unit			
			Min.	Max.	Min.	Max.				
$f_{\mathbb{C}}$	f <sub>SCK</sub>	Clock frequency	D.C.	10	D.C.	20	MHz			
t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	30	-	15	-	ns			
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	30	-	15	-	ns			
t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	40	-	20	-	ns			
t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	30	-	15	-	ns			
t <sub>CHSL</sub>	-	S not active hold time	30	-	15	-	ns			
t <sub>CH</sub> <sup>(3)</sup>	t <sub>CLH</sub>	Clock high time	40	-	20	-	ns			
t <sub>CL</sub> <sup>(3)</sup>	t <sub>CLL</sub>	Clock low time	40	-	20	-	ns			
t <sub>CLCH</sub> <sup>(4)</sup>	t <sub>RC</sub>	Clock rise time	-	2	-	2	μs			
t <sub>CHCL</sub> <sup>(4)</sup>	t <sub>FC</sub>	Clock fall time	-	2	-	2	μs			
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	10	-	5	-	ns			
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	10	-	10	-	ns			
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	30	-	15	-	ns			
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	30	-	15	-	ns			
t <sub>CLHL</sub>	-	Clock low set-up time before HOLD active	0	-	0	-	ns			
t <sub>CLHH</sub>	-	Clock low set-up time before HOLD not active	0	-	0		ns			
t <sub>SHQZ</sub> <sup>(4)</sup>	t <sub>DIS</sub>	Output disable time	-	40	-	20	ns			
t <sub>CLQV</sub> <sup>(5)</sup>	t <sub>V</sub>	Clock low to output valid	-	40	-	20	ns			
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	0	-	ns			
t <sub>QLQH</sub> <sup>(4)</sup>	t <sub>RO</sub>	Output rise time	-	40	-	20	ns			
t <sub>QHQL</sub> <sup>(4)</sup>	t <sub>FO</sub>	Output fall time	-	40	-	20	ns			
t <sub>HHQV</sub>	$t_{LZ}$	HOLD high to output valid	-	40	-	20	ns			
t <sub>HLQZ</sub> <sup>(4)</sup>	t <sub>HZ</sub>	HOLD low to output high-Z	-	40	-	20	ns			
t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5	-	5	ms			

<sup>1.</sup> The timing values described in this table are recommended for new designs.



<sup>2.</sup> Only for devices identified by process letter K.

<sup>3.</sup>  $t_{CH}$  +  $t_{CL}$  must never be lower than the shortest possible clock period,  $1/f_{C}$ (max).

<sup>4.</sup> Characterized only, not tested in production.

<sup>5.</sup>  $t_{CLQV}$  must be compatible with  $t_{CL}$  (clock low time): if the SPI bus master offers a Read setup time  $t_{SU}$  = 0 ns,  $t_{CL}$  can be equal to (or greater than)  $t_{CLQV}$ ; in all other cases,  $t_{CL}$  must be equal to (or greater than)  $t_{CLQV}$ + $t_{SU}$ .

Table 19. AC characteristics (M950x0-R or M95040-DF, device grade 6)<sup>(1)</sup>

Test conditions specified in <i>Table 10</i> or <i>Table 11</i> and <i>Table 12</i> <sup>(2)</sup>										
Symbol	Alt.	Parameter	Min.	Max.	Unit					
$f_{\mathbb{C}}$	f <sub>SCK</sub>	Clock frequency	D.C.	5	MHz					
t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	60	-	ns					
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	60	-	ns					
t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	90	-	ns					
t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	60	-	ns					
t <sub>CHSL</sub>	-	S not active hold time	60	-	ns					
t <sub>CH</sub> <sup>(3)</sup>	t <sub>CLH</sub>	Clock high time	80	-	ns					
t <sub>CL</sub> <sup>(3)</sup>	t <sub>CLL</sub>	Clock low time	80	-	ns					
t <sub>CLCH</sub> <sup>(4)</sup>	t <sub>RC</sub>	Clock rise time	-	2	μs					
t <sub>CHCL</sub> <sup>(4)</sup>	t <sub>FC</sub>	Clock fall time	-	2	μs					
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	20	-	ns					
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	20	-	ns					
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	60	-	ns					
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	60	-	ns					
t <sub>CLHL</sub>	-	Clock low set-up time before HOLD active	0	-	ns					
t <sub>CLHH</sub>	-	Clock low set-up time before HOLD not active	0	-	ns					
t <sub>SHQZ</sub> <sup>(4)</sup>	t <sub>DIS</sub>	Output disable time	-	80	ns					
t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid	-	80	ns					
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	ns					
t <sub>QLQH</sub> <sup>(4)</sup>	t <sub>RO</sub>	Output rise time	-	80	ns					
t <sub>QHQL</sub> <sup>(4)</sup>	t <sub>FO</sub>	Output fall time	-	80	ns					
t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid	-	80	ns					
t <sub>HLQZ</sub> <sup>(4)</sup>	t <sub>HZ</sub>	HOLD low to output high-Z	-	80	ns					
t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5	ms					

<sup>1.</sup> The timing values described in this table are recommended for new designs.

36/46 DocID6512 Rev 13

<sup>2.</sup> If the application uses the M950x0-R or M95040-DF devices at 2.5 V  $\leq$ VCC  $\leq$ 5.5 V and -40 °C  $\leq$ TA  $\leq$ +85 °C, please refer to *Table 18: AC characteristics (M950x0-W, device grade 6)*, rather than to the above table.

<sup>3.</sup>  $t_{CH}$  +  $t_{CL}$  must never be lower than the shortest possible clock period,  $1/f_{C}$ (max).

<sup>4.</sup> Characterized only, not tested in production.

Table 20. AC characteristics (M950x0-W, device grade 6)<sup>(1)</sup>

Test conditions specified in Table 9 and Table 12										
Symbol	Alt.	Parameter	Min.	Max.	Unit					
f <sub>C</sub>	f <sub>SCK</sub>	Clock frequency	D.C.	10	MHz					
t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	15	-	ns					
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	15	-	ns					
t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	40	-	ns					
t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	25	-	ns					
t <sub>CHSL</sub>	-	S not active hold time	15	-	ns					
t <sub>CH</sub> <sup>(2)</sup>	t <sub>CLH</sub>	Clock high time	40	-	ns					
t <sub>CL</sub> <sup>(2)</sup>	t <sub>CLL</sub>	Clock low time	40	-	ns					
t <sub>CLCH</sub> <sup>(3)</sup>	t <sub>RC</sub>	Clock rise time	-	1	μs					
t <sub>CHCL</sub> (3)	t <sub>FC</sub>	Clock fall time	-	1	μs					
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	15	-	ns					
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	15	-	ns					
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	15	-	ns					
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	20	-	ns					
t <sub>CLHL</sub>	-	Clock low setup time before HOLD active	0	-	ns					
t <sub>CLHH</sub>	-	Clock low setup time before HOLD not active	0	-	ns					
t <sub>SHQZ</sub> (3)	t <sub>DIS</sub>	Output disable time	-	25	ns					
t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid	-	35	ns					
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	ns					
t <sub>QLQH</sub> (3)	t <sub>RO</sub>	Output rise time	-	20	ns					
t <sub>QHQL</sub> (3)	t <sub>FO</sub>	Output fall time	-	20	ns					
t <sub>HHQV</sub>	$t_{LZ}$	HOLD high to output valid	-	25	ns					
t <sub>HLQZ</sub> (3)	t <sub>HZ</sub>	HOLD low to output high-Z	-	35	ns					
t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5	ms					

Not recommended for new designs, for new designs refer to Table 18: AC characteristics (M950x0-W, device grade 6)

<sup>2.</sup>  $t_{CH}$  +  $t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_{C}$ (max)

<sup>3.</sup> Value guaranteed by characterization, not 100% tested in production.

Table 21. AC characteristics (M950x0-R, device grade 6) <sup>(1)</sup>

Test conditions specified in <i>Table 10</i> and <i>Table 12</i> <sup>(2)</sup>										
Symbol	Alt.	Parameter	Min.	Max.	Unit					
f <sub>C</sub>	f <sub>SCK</sub>	Clock frequency	D.C.	5	MHz					
t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	90	-	ns					
t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	90	-	ns					
t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	100	-	ns					
t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	90	-	ns					
t <sub>CHSL</sub>	-	S not active hold time	90	-	ns					
t <sub>CH</sub> <sup>(3)</sup>	t <sub>CLH</sub>	Clock high time	90	-	ns					
t <sub>CL</sub> <sup>(2)</sup>	t <sub>CLL</sub>	Clock low time	90	-	ns					
t <sub>CLCH</sub> <sup>(4)</sup>	t <sub>RC</sub>	Clock rise time	-	1	μs					
t <sub>CHCL</sub> (3)	t <sub>FC</sub>	Clock fall time	-	1	μs					
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	20	-	ns					
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	30	-	ns					
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	70	-	ns					
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	40	-	ns					
t <sub>CLHL</sub>	-	Clock low setup time before HOLD active	0	-	ns					
t <sub>CLHH</sub>	-	Clock low setup time before HOLD not active	0	-	ns					
t <sub>SHQZ</sub> (3)	t <sub>DIS</sub>	Output disable time	-	100	ns					
t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid	-	80	ns					
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	ns					
t <sub>QLQH</sub> (3)	t <sub>RO</sub>	Output rise time	-	50	ns					
t <sub>QHQL</sub> (3)	t <sub>FO</sub>	Output fall time	-	50	ns					
t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid	-	50	ns					
t <sub>HLQZ</sub> (3)	t <sub>HZ</sub>	HOLD low to output high-Z	-	100	ns					
t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5	ms					

Not recommended for new designs, for new designs refer to Table 19: AC characteristics (M950x0-R or M95040-DF, device grade 6)

38/46 DocID6512 Rev 13

<sup>2.</sup> The test flow guarantees the AC parameter values defined in this table (when  $V_{CC}$  = 1.8 V) and the AC parameter values defined in *Table 20: AC characteristics (M950x0-W, device grade 6)* (when  $V_{CC}$  = 2.5 or when  $V_{CC}$  = 5.0 V).

<sup>3.</sup>  $t_{CH}$  +  $t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_{C}$ (max)

<sup>4.</sup> Value guaranteed by characterization, not 100% tested in production.

Figure 19. Serial input timing




Figure 20. Hold timing





Figure 21. Serial output timing



## 10 Package mechanical data

In order to meet environmental requirements, ST offers the device in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.




Figure 22. SO8N 8-lead plastic small outline 150 mils body width, package outline

1. Drawing is not to scale.

Table 22. SO8N 8-lead plastic small outline, 150 mils body width, package mechanical data

Complete		Millimeters			Inches <sup>(1)</sup>	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	-	-	1.75	-	-	0.0689
A1	-	0.1	0.25	-	0.0039	0.0098
A2	-	1.25	-	-	0.0492	-
b	-	0.28	0.48	-	0.011	0.0189
С	-	0.17	0.23	-	0.0067	0.0091
ccc	-	-	0.1	-	-	0.0039
D	4.9	4.8	5	0.1929	0.189	0.1969
Е	6	5.8	6.2	0.2362	0.2283	0.2441
E1	3.9	3.8	4	0.1535	0.1496	0.1575
е	1.27	-	-	0.05	-	-
h	-	0.25	0.5	-	0.0098	0.0197
k	-	0°	8°	-	0°	8°
L	-	0.4	1.27	-	0.0157	0.05
L1	1.04	-	-	0.0409	-	-

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

57

B 5 CP A TSSOPBAM

Figure 23. TSSOP8 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

Table 23. TSSOP8 8-lead thin shrink small outline, package mechanical data

Symbol		Millimeters			Inches <sup>(1)</sup>		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А	-	-	1.2	-	-	0.0472	
A1	-	0.05	0.15	-	0.002	0.0059	
A2	1	0.8	1.05	0.0394	0.0315	0.0413	
b	-	0.19	0.3	-	0.0075	0.0118	
С	-	0.09	0.2	-	0.0035	0.0079	
СР	-	-	0.1	-	-	0.0039	
D	3	2.9	3.1	0.1181	0.1142	0.122	
е	0.65	-	-	0.0256	-	-	
Е	6.4	6.2	6.6	0.252	0.2441	0.2598	
E1	4.4	4.3	4.5	0.1732	0.1693	0.1772	
L	0.6	0.45	0.75	0.0236	0.0177	0.0295	
L1	1	-	-	0.0394	-	-	
α	-	0°	8°	-	0°	8°	
N (number of leads)		8	8				

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.



Pin 1 E2

ZW\_MEev2

Figure 24. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, outline

- 1. Drawing is not to scale.
- 2. The central pad (area E2 by D2 in the above illustration) is pulled, internally, to  $V_{SS}$ . It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 24. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, data

Symbol	Millimeters			Inches <sup>(1)</sup>		
	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	0.550	0.450	0.600	0.0217	0.0177	0.0236
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020
b	0.250	0.200	0.300	0.0098	0.0079	0.0118
D	2.000	1.900	2.100	0.0787	0.0748	0.0827
D2 (rev MC)	-	1.200	1.600	-	0.0472	0.0630
E	3.000	2.900	3.100	0.1181	0.1142	0.1220
E2 (rev MC)	-	1.200	1.600	-	0.0472	0.0630
е	0.500	-	-	0.0197	-	-
K (rev MC)	-	0.300	-	-	0.0118	-
L	-	0.300	0.500	-	0.0118	0.0197
L1	-	-	0.150	-	-	0.0059
L3	-	0.300	-	-	0.0118	-
eee <sup>(2)</sup>	-	0.080	-	-	0.0031	-


<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

47/

Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

## 11 Part numbering

Table 25. Ordering information scheme



## 12 Revision history

**Table 26. Document revision history** 

Date	Version	Changes		
02-Feb-2012	10	Document renamed from "M95040 M95020 M95010" to "M950x0 M950x0-W M950x0-R" Silhouette of UDFPN8 (MB or MC) on the cover page updated.  Section 6.3: Read Status Register (RDSR) updated.  Text modified in Section 6.3.1: WIP bit.  Table 8: Absolute maximum ratings updated.  Figure 24: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, outline modified.  Table 24: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, data updated.  Removed tables of available products from Section 11: Part numbering.		
24-May-2013	11	Document renamed from "M95040 M95020 M95010" to "M950x0-W M950x0-R".  Silhouette of UDFPN8 (MB or MC) on the cover page updated.  Section 6.3: Read Status Register (RDSR) updated.  Text modified in Section 6.3.1: WIP bit.  Table 8 and Table 24 updated.  Tables 8, 13, 15, 17, 19 removed.  Figure 24 modified.  Removed tables of available products from Section 11: Part numbering		



Table 26. Document revision history (continued)

Date	Version	Changes		
17-Oct-2013	12	Added "M95040-DF" part number.  Updated:  - Features: Single supply voltage, high-speed clock frequency, memory array, write cycles and data retention  - Section 1: Description  - Figure 6: Block diagram  - Section 6: Instructions: updated introduction and added Section 6.7 to Section 6.10  - Section 7.2: Initial delivery state  - Note (1) under Table 8: Absolute maximum ratings.  - Table 16: DC characteristics (M950x0-W, device grade 6), Table 18: AC characteristics (M950x0-W, device grade 6) and Table 25: Ordering information scheme  Added Table 13: Cycling performance, Table 14: Memory cell data retention, Table 17: DC characteristics (M950x0-R or M95040-DF, device grade 6) and Table 19: AC characteristics (M950x0-R or M95040-DF, device grade 6).  Renamed Table 20 and Table 21.		
28-Aug-2014	13	Updated footnotes:  - 1 in Table 13: Cycling performance;  - 1 in Table 14: Memory cell data retention;  - 2 in Table 19: AC characteristics (M950x0-R or M95040-DF, device grade 6);  - 2 in Table 21: AC characteristics (M950x0-R, device grade 6).  Updated Table 20 with new title AC characteristics (M950x0-W, device grade 6) and addition of footnote 1.  Updated Table 21 with new title AC characteristics (M950x0-R, device grade 6) and addition of footnote 1.  Updated Table 25: Ordering information scheme.		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

DocID6512 Rev 13

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G 444358RB 444362FB BR93C46-WMN7TP EEROMH CAT25320YIGT-KK LE24C162-R-E 5962-8751409YA BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3 W60002FT20T CAT24S128C4UTR ZD24C64B-SSGMA0 BL24C04F-RRRC S-25C040A0I-I8T1U AT24C256BY7-YH-T M24C64-DFCT6TPK BR24C21FJ-E2 BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FVJ-WE2 BR24S16FJ-WE2 BR24S256F-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 CAT24C64C4CTR CHL24C32WEGT3 AT28HC256E-12SU-T AT93C46DY6-YH-T BR24T02FVT-WSGE2 M35B32-WMN6TP M24C64-FMC6TG M24C08-WDW6TP CAT25080VP2IGTQH CAT25020ZIGT-QP CAT24C01VP2I-GT3 CAT93C76BZI-GT3 CAT64LC40WI-T3 CAT25256HU4E-GT3 CAT25128VP2I-GT3 CAT25040VP2I-GT3 CAT25020VP2I-GT3 CAT24C16ZI-G CAT24C05LI-G CAT24C01ZI-G CAT24C05WI-G