

SPC58EEx, SPC58NEx

32-bit Power Architecture microcontroller for automotive ASIL-D applications



Features



- AEC-Q100 qualified
- 32-bit Power Architecture VLE compliant CPU cores:
 - Three main CPUs, dual issue, 32-bit CPU core complexes (e200z4), two of them having one checker core in lock-step
 Floating Point, End-to-End Error Correction
 - Floating Point, End-to-End Error Correction
- 6576 KB (6288 KB code flash + 288 KB data flash) on-chip flash memory:
 - supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
 - Supports read while read between the two code Flash partitions.
- 608 KB on-chip general-purpose SRAM (in addition to 160 KB core local data RAM)
- 96-channel direct memory access controller (eDMA)
- Comprehensive new generation ASIL-D safety concept:
 - ASIL-D of ISO 26262
 - FCCU for collection and reaction to failure notifications
 - Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
 - Cyclic redundancy check (CRC) unit
- Dual-channel FlexRay controller
- Hardware Security Module (HSM)

- Datasheet production data
- Junction temperature range -40 °C to 165 °C
- GTM 343 Generic Timer Module:
 - Intelligent complex timer module
 - 144 channels (40 input and 104 output)
 - 5 programmable fine grain multi-threaded cores
 - 24-bit wide channels
- Enhanced analog-to-digital converter system with:
 - 1 supervisor 12-bit SAR analog converter
 - 4 separate fast 12-bit SAR analog converters
 - 3 separate 10-bit SAR analog converters, one with STDBY mode support
 - 6 separate 16-bit Sigma-Delta analog converters
- Communication interfaces:
 - 18 LINFlexD modules
 - 10 deserial serial peripheral interface (DSPI) modules
 - 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support, one supporting time-triggered controller area network (TTCAN)
- Two Ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
- Flexible Power Supply options:
 - External Regulators (1.2 V core, 3.3 V–5 V IO)
 - Single internal SMPS regulator (eLQFP176)
 - Single internal Linear Regulator with external ballast (FPBGA292)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART

July 2019

DS11646 Rev 4

This is information on a product in full production.

	Part number								
Package	4	МВ	6 MB						
	Dual core	Triple core	Dual core	Triple core					
eLQFP176	SPC58EE80E7	SPC58NE80E7	SPC58EE84E7	SPC58NE84E7					
FPBGA292	SPC58EE80C3	SPC58NE80C3	SPC58EE84C3	SPC58NE84C3					
KGD	—	_	_	SPC58NE84H0					

Table 1. Device summary



Table of contents

1	Introd	luction		. 6
	1.1	Docume	ent overview	. 6
	1.2	Descript	tion	. 6
	1.3	Device f	eature summary	. 6
	1.4	Block di	agram	. 8
	1.5	Feature	S	. 11
2	Packa	age pinc	outs, pad characteristics, and signal descriptions	13
	2.1	Pad dim	ensions/ KGD coordinates	13
3	Electr	rical cha	aracteristics	14
	3.1	Introduc	tion	14
	3.2	Absolute	e maximum ratings	15
	3.3	Operatir	ng conditions	18
		3.3.1	Power domains and power up/down sequencing	20
	3.4	Electros	tatic discharge (ESD)	22
	3.5	Electron	nagnetic compatibility characteristics	23
	3.6	Tempera	ature profile	24
	3.7	Device of	consumption	25
	3.8	I/O pad	specification	27
		3.8.1	I/O input DC characteristics	27
		3.8.2	I/O output DC characteristics	30
		3.8.3	I/O pad current specifications	35
	3.9	Reset p	ad (PORST, ESR0) electrical characteristics	38
	3.10	PLLs		41
		3.10.1	PLL0	
		3.10.2	PLL1	
	3.11	Oscillato	ors	44
		3.11.1	Crystal oscillator 40 MHz	
		3.11.2	Crystal Oscillator 32 kHz	
		3.11.3	RC oscillator 16 MHz	
		3.11.4	Low power RC oscillator	47



	3.12	ADC sy	stem	48
		3.12.1	ADC input description	. 48
		3.12.2	SAR ADC 12 bit electrical specification	. 49
		3.12.3	SAR ADC 10 bit electrical specification	. 54
		3.12.4	S/D ADC electrical specification	. 57
		3.12.5	SD ADC filter modes	. 65
	3.13	Tempera	ature Sensor	67
	3.14	LFAST	bad electrical characteristics	68
		3.14.1	LFAST interface timing diagrams	. 68
		3.14.2	LFAST and MSC/DSPI LVDS interface electrical characteristics	. 69
		3.14.3	LFAST PLL electrical characteristics	. 73
	3.15	Aurora I	VDS electrical characteristics	75
	3.16	Power r	nanagement	76
		3.16.1	Power management integration	. 76
		3.16.2	Voltage regulators	. 83
		3.16.3	Voltage monitors	. 85
	3.17	Flash m	emory	88
	3.18	AC Spe	cifications	92
		3.18.1	Debug and calibration interface timing	. 92
		3.18.2	DSPI timing with CMOS and LVDS pads	
		3.18.3	Ethernet timing	115
		3.18.4	FlexRay timing	121
		3.18.5	PSI5 timing	125
		3.18.6	CAN timing	125
		3.18.7	UART timing	126
		3.18.8	I2C timing	126
4	Packa	age info	rmation	29
	4.1	eLQFP1	76 package information	130
	4.2	FPBGA	292 package information 1	135
	4.3	Packag	e thermal characteristics 1	137
	-	4.3.1	LQFP176	
		4.3.2	FPBGA292	
		4.3.3	General notes for specifications at maximum junction temperature	138
-				
5	Order	ring info	prmation	41

DS11646 Rev 4



6	Revision history	·	144
---	-------------------------	---	-----



1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC5x series of microcontroller units (MCUs). For functional characteristics, see the SPC5x microcontroller reference manual.

1.2 Description

The SPC58xEx microcontroller is the first in a new family of devices superseding the SPC5x family. SPC58xEx builds on the legacy of the SPC5x family, while introducing new features coupled with higher throughput to provide substantial reduction of cost per feature and significant power and performance improvement (MIPS per mW).

1.3 Device feature summary

Feature	Description
SPC58 family	40 nm
	Computing Shell 0
Number of Cores	up to 2
Number of checker cores	up to
Local RAM	16 KB Instruction
	64 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	No
VLE	Yes
Cache	8 KB Instruction
Cache	4 KB Data
	Computing Shell 1
Number of Cores	1
Number of checker cores	up to 1
Local RAM	16 KB Instruction
	32 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	Yes
VLE	Yes
Cache	8 KB Instruction

Table 2. SPC58xEx feature summary

DS11646 Rev 4



Feature	Description
	Other
MPU	Yes
Security (HSM Module)	up to 1
Semaphores	Yes
CRC Channels	2 x 4
Software Watchdog Timer (SWT)	4
Core Nexus Class	3+
	4 x SCU
Event Processor	4 x PMC
Run control Module	Yes
System SRAM	608 KB (including 256 KB of standby RAM ⁽¹⁾)
User Flash memory	up to 6144 KB code / 256 KB data
Flash fetch accelerator	2 x 2 x4 x 256-bit
Security Flash memory	up to 144 KB code / 32 KB data
Flash Overlay RAM	2 x 16 KB
Calibration Interface	64-bit IPS Slave
DMA channels	96
DMA Nexus Class	3
LINFlexD	18
M_CAN supporting CAN-FD according to ISO 11898-1 2015 (instances supporting also TTCAN)	8 (1)
DSPI	10
Microsecond channel downlink	2
SENT bus	15
I2C	1
PSI5 bus	2
FlexRay	1 x Dual channel
Ethernet	2
SIPI / LFAST Interprocessor bus	High Speed
	8 PIT channels
System Timers	4 AUTOSAR® (STM)
	RTC/API
GTM Timer	40 Input Channels, 104 Output Channels
GTM RAM	61 KB

Table 2. SPC58xEx feature summary (continued)



Table 2. SPC58XEX feature summary (continued)							
Feature	Description						
Interrupt controller	> 710 sources						
ADC (SAR)	8						
ADC (SD)	6						
Temp. sensor	Yes						
Self Test Controller	Yes						
PLL	Dual PLL with FM						
Integrated linear voltage regulator	Yes ⁽¹⁾						
Integrated switch mode voltage regulator (SMPS)	Yes ⁽²⁾						
External Power Supplies	3.3 V - 5 V, 1.2 V						
	Stop Mode						
	Halt Mode						
Low Power Modes	Smart Standby with output controller, analog and digital inputs ⁽¹⁾						
	Standby Mode ⁽¹⁾						

Table 2. SPC58xEx feature summary (continued)

1. Except eLQFP176.


2. Except LFBGA292.

1.4 Block diagram

Figure 1 and *Figure 2* show the top-level block diagrams.














Figure 2. Periphery allocation



1.5 Features

On-chip modules within SPC58xEx include the following features:

- main CPUs, dual issue, 32-bit CPU core complexes (e200z4), paired in lock-step.
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
 - Single-precision floating point operations
 - Lightweight signal processing auxiliary processing unit (LSP APU) instruction support for digital signal processing (DSP) on Core_2
 - 16 KB Local instruction RAM and 64 KB local data RAM for Core_0 and Core_1, 16 KB Local instruction RAM and 32 KB local data RAM for Core_2
 - 8 KB I-Cache and 4 KB D-Cache for Core_0 and Core_1, 8kB I-Cache for Core_2
- 6582 KB on-chip Flash
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
 - Supports read while read between the two code Flash partitions.
- 608 KB on-chip general-purpose SRAM (+ 160 KB data RAM included in the CPUs)
- Multi channel direct memory access controllers (eDMA paired in lock-step)
 - One eDMA with 64 channels
 - One eDMA with 32 channels
- One interrupt controller (INTC) in lock-step
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Dual crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Hardware security module (HSM) to provide robust integrity checking of Flash memory
- System integration unit lite (SIUL)
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- GTM343 generic timer module
 - Intelligent complex timer module
 - 144 channels (40 input and 104 output)
 - 5 programmable fine grain multi-threaded cores
 - 61 KB of dedicated RAM
 - 24-bit wide channels
 - Hardware support for engine control, motor control and safety related applications
- Enhanced analog-to-digital converter system with
 - One supervisor 12-bit SAR analog converter
 - Four separate fast 12-bit SAR analog converters
 - Three separate 10-bit SAR analog converters, one with STDBY mode support (except in eLQFP176 package)
 - Six separate 16-bit Sigma-Delta analog converters
- Ten deserial serial peripheral interface (DSPI) modules



- Eighteen LIN and UART communication interface (LINFlexD) modules
 - LINFlexD_0 is a Master/Slave
 - All others are Masters
- 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support, one supporting time-triggered controller area network (TTCAN)
- Dual-channel FlexRay controller
- Two ethernet controllers 10/100 Mbps, compliant IEEE 802.3-2008
 - IEEE 1588-2008 Time stamping (internal 64-bit time stamp)
 - IEEE 802.1AS and IEEE 802.1Qav (AVB-Feature)
 - IEEE 802.1Q VLAN tag detection
 - IPv4 and IPv6 checksum modules
- Flexible Power Supply options:
 - External Regulators (1.2V core, 3.3V–5V IO)
 - Single internal SMPS regulator (eLQFP176, KGD)
 - Single internal Linear Regulator with external ballast (FPBGA292, KGD)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- Standby power domain with smart wake-up sequence (LFBGA292, KGD)



2 Package pinouts, pad characteristics, and signal descriptions

Refer to the SPC58xEx IO_ Definition document.

It includes the following sections:

- 1. Package pinouts
- 2. Pin descriptions
 - a) Power supply and reference voltage pins
 - b) System pins
 - c) LVDS pins
 - d) Generic pins
- 3. Pad descriptions
 - a) Power supply and reference voltage pads
 - b) System pads
 - c) LVDS pads
 - d) Generic pads
 - e) Pad coordinates

2.1 Pad dimensions/ KGD coordinates

For KDG information, please contact your local sales organization or distributor.



3 Electrical characteristics

3.1 Introduction

The present document contains the target Electrical Specification for the 40 nm family 32-bit MCU SPC58xEx products.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (Controller Characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (System Requirement) is included in the "Symbol" column.

The electrical parameters shown in this document are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 3* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Ρ	Those parameters are guaranteed during production testing on each individual device. NOTE: Parameters specified at junction temperature $T_J = 165$ °C are tested at $T_J = 150$ °C in production. Evaluation at higher temperature is performed during Design and Validation phases.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design validation on a small sample size from typical devices.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter classifications



3.2 Absolute maximum ratings

Table 4 describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Symbol		с	Developmenten Conditione			Unit		
Symbol		C	Parameter	Conditions	Min	Тур	Max	
V _{DD_LV}	SR	D	Core voltage operating life range ⁽¹⁾	_	-0.3	_	1.4	v
V _{DD_LV_BD}	SR	D	Buddy device voltage operating life range ⁽²⁾	_	-0.3	_	1.5	V
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_JTAG} V _{DD_HV_IO_FLEX} V _{DD_HV_IO_BD} V _{DD_HV_FLA}	SR	D	I/O supply voltage ⁽³⁾	_	-0.3		6.0	V
V _{SS_HV_ADV}	SR	D	ADC ground voltage	Reference to digital ground	-0.3	_	0.3	V
V _{DD_HV_ADV}	SR	D	ADC Supply voltage ⁽³⁾	Reference to V _{SS_HV_ADV}	-0.3	_	6.0	V
V _{SS_HV_ADR_D}	SR	D	SD ADC ground reference		-0.3	_	0.3	V
V _{DD_HV_ADR_D}	SR	D	SD ADC voltage reference ⁽³⁾	Reference to V _{SS_HV_ADR_D}	-0.3	_	6.0	V
V _{SS} -V _{SS_HV_ADR_D}	SR	D	V _{SS_HV_ADR_D} differential voltage	_	-0.3	_	0.3	V
V _{SS_HV_ADR_S}	SR	D	SAR ADC ground reference	_	-0.3	_	0.3	V
V _{DD_HV_ADR_S}	SR	D	SAR ADC voltage reference ⁽³⁾	Reference to V _{SS_HV_ADR_S}	-0.3	_	6.0	V
V _{SS} -V _{SS_HV_ADR_S}	SR	D	V _{SS_HV_ADR_S} differential voltage		-0.3	_	0.3	v
V _{SS} -V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADV} differential voltage	_	-0.3	_	0.3	V

Table 4	Absolute	maximum	ratings
	Absolute	maximum	raungs



			Demonster			- Unit			
Symbol		С	Parameter	Conditions	Min	Тур	Max		
				—	-0.3	—	6.0		
			I/O input voltage	Relative to V _{ss}	-0.3	—	_		
V _{IN}	SR	D	range ⁽³⁾⁽⁴⁾ (5)	Relative to V _{DD_HV_IO} and V _{DD_HV_ADV}	_	_	0.3	V	
T _{TRIN}	SR	D	Digital Input pad transition time ⁽⁶⁾	_	—	_	1	ms	
l _{INJ}	SR	Т	Maximum DC injection current for each analog/digital PAD ⁽⁷⁾	_	-5	_	5	mA	
T _{STG}	SR	т	Maximum non- operating Storage temperature range	_	-55	_	125	°C	
T _{PAS}	SR	С	Maximum nonoperating temperature during passive lifetime	_	-55	_	150 ⁽⁸⁾	°C	
T _{STORAGE}	SR		Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C		_	20	years	
T _{SDR}	SR	т	Maximum solder temperature Pb- free packaged ⁽⁹⁾	_	_	_	260	°C	
MSL	SR	т	Moisture sensitivity level ⁽¹⁰⁾	_	_	_	3	_	
T _{XRAY} dose	SR	Т	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection:80 ÷ 130 KV; 20 ÷ 50 μA	_	_	1	grey	

Table 4. Absolute maximum ratings (continued)



- V_{DD_LV}: allowed 1.335 V 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in *Section 3.3: Operating conditions*. In the range [1.26-1.33] V and if the above-mentioned cumulative times are not exceeded, the device functionality is granted and is expected to receive a flag by the internal HVD134 monitors to warn that the regulator (internal or external), providing the VDD_LV supply, exited the expected operating conditions. If the internal HVD134 monitors are disabled by the application, then an external voltage monitor with equivalent thresholds measured at the device pad, has to be implemented. Please refer to *Section 3.16.3: Voltage monitors* for the list of available internal monitors and to the Reference Manual for the configurability of the monitors. In this range, the device may exceed the maximum consumptions reported in *Table 9: Device consumption*.
- V_{DD_LV_BD}: allowed 1.450 V 1.500 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.375 V 1.450 V for 10 hours cumulative time at maximum T_J = 125 °C. Remaining time as defined in *Section 3.3:* Operating conditions.
- V_{DD_HV}: allowed 5.5 V 6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in Section 3.3: Operating conditions.
- 4. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
- 5. Relative value can be exceeded if design measures are taken to ensure injection current limitation (parameter IINJ).
- 6. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
- 7. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in *Section 3.8.3: I/O pad current specifications*.
- 175°C are allowed for limited time. Mission profile with passive lifetime temperature >150°C have to be evaluated by ST to confirm that are granted by product qualification.
- 9. Solder profile per IPC/JEDEC J-STD-020D.
- 10. Moisture sensitivity per JDEC test method A112.



3.3 Operating conditions

Table 5 describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

Symbol		C Parame	Parameter	Conditions	Value ⁽¹⁾			Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
F _{SYS} ⁽²⁾	SR	Р	Operating system clock frequency ⁽³⁾	—	—	_	180	MHz
TJ	SR	с	Operating Junction temperature	Bare Die	-40	_	165	°C
TJ	SR	Р	Operating Junction temperature	Packaged Devices	-40	_	150	°C
T _A	SR	Ρ	Operating Ambient temperature		-40	_	125	°C
V _{DD_LV}	SR	Ρ	Core supply voltage ⁽⁴⁾	—	1.14 ⁽⁵⁾	1.20	1.26 ^{(6) (7)}	V
V _{DD_LV_BD}	SR	Р	Buddy core supply voltage	_	1.20	_	1.32	V
Vdd_hv_io_main Vdd_hv_io_jtag Vdd_hv_io_flex Vdd_hv_fla Vdd_hv_fla	SR	Р	IO supply voltage	_	3.0	_	5.5	V
V _{DD_HV_ADV}	SR	Р	ADC supply voltage	_	3.0 ⁽⁸⁾	—	5.5	V
V _{SS_HV_ADV} - V _{SS}	SR	D	ADC ground differential voltage	_	-25	_	25	mV
V _{DD_HV_ADR_D}	SR	Р	SD ADC supply reference voltage	_	3.0 ⁽⁸⁾	_	5.5	V
V _{DD_HV_ADR_D} - V _{DD_HV_ADV}	SR	D	SD ADC reference differential voltage	_	_	_	25	mV
V _{SS_HV_ADR_D}	SR	Ρ	SD ADC ground reference voltage	_	١	/ss_hv_adv		V



Symbol		с	Parameter	Conditions		Value ⁽¹⁾		Unit
Symbol		C	Parameter	Min		Тур	Мах	Unit
V _{SS_HV_ADR_D} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_D} differential voltage		-25	_	25	mV
V _{DD_HV_ADR_S}	SR	Ρ	SAR ADC reference voltage	_	3.0		5.5	V
V _{DD_HV_ADR_S} - V _{DD_HV_ADV}	SR	D	SAR ADC reference differential voltage		V _{DD_HV_ADV} -10%	_	25	mV
V _{SS_HV_ADR_S}	SR	Ρ	SAR ADC ground reference voltage	_	V	V _{SS_HV_ADV}		v
V _{SS_HV_ADR_S} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_S} differential voltage		-25	_	25	mV
V _{RAMP_LV}	SR	D	Slew rate on core power supply pins	V _{DD_LV} V _{DD_LV_BD}	_	_	20	V/ms
V _{RAMP_HV}	SR	D	Slew rate on HV power supply		_	_	100	V/ms
V _{IN}	SR	Ρ	I/O input voltage range	_	0	_	5.5	V
I _{INJ1}	SR	т	DC Injection current (per pin) without performance degradation ⁽⁹⁾ (10) (11)	Digital pins and analog pins	-3.0	_	3.0	mA
I _{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹¹⁾ (12)	Digital pins and analog pins	-10	_	10	mA

1. The ranges in this table are design targets and actual data may vary in the given range.

2. The maximum number of PRAM wait states has to be configured accordingly to the system clock frequency. Refer to *Table 6*.

 Maximum operating frequency is applicable to the cores and platform of the device. See the Clock Chapter in the Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.

4. Core voltage as measured on device pin to guarantee published silicon performance.



Electrical characteristics

- 5. In the range [1.14-1.08]V, the device functionality and specifications are granted and the device is expected to receive a flag by the internal LVD100 monitors to warn that the regulator (internal or external), providing the V_{DD_LV} supply, exited the expected operating conditions. If the internal LVD100 monitors are disabled by the application, then an external voltage monitor with minimum threshold of V_{DD_LV}(min) = 1.08 V measured at the device pad, has to be implemented. Refer to <u>Section 3.16.3</u>: Voltage monitors in the list of available internal monitors and to the Reference Manual for the configurability of the monitors.
- 6. Core voltage can exceed 1.26 V with the limitations provided in *Section 3.2: Absolute maximum ratings*, provided that HVD134_C monitor reset is disabled.
- 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- S/D ADC is functional in the range 3.0 V < V_{DD_HV_ADV} < 4.0 V and 3.0 V < V_{DD_HV_ADR_D} < 4.0 V, but precision of conversion is not guaranteed.
- 9. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See Section 3.2: Absolute maximum ratings for maximum input current for reliability requirements.
- 10. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 11. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in *Section 3.8.3: I/O pad current specifications*.
- 12. Positive and negative Dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

PRAMC WS	Clock Frequency (MHz)
1	<u><</u> 180
0	<u><</u> 120

Table 6. PRAM wait states configuration

3.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.



			Supply2									
		V _{DD} LV	V _{DD_HV_IO} _flex	V _{DD_HV_IO} _jtag	V _{DD_HV_IO_} MAIN V _{DD_HV_FLA}	V _{DD_HV_} ADV	V _{DD_HV} _adr	V _{DD_LV_BD}	V _{DD_HV_BD}			
	V _{DD_LV} ⁽¹⁾		ok	ok	ok	ok	ok	ok	ok			
	V _{DD_HV_IO_F} LEX	ok		ok	not allowed	ok	ok	ok	ok			
	V _{DD_HV_IO_J} tag	ok	ok		not allowed	ok	ok	ok	ok			
Supply1	V _{DD_HV_IO_} MAIN V _{DD_HV_FLA}	ok	ok	ok		ok	ok	ok	ok			
	V _{DD_HV_ADV}	ok	ok	ok	not allowed		ok	ok	ok			
	V _{DD_HV_ADR}	ok	ok	ok	not allowed	not allowed		ok	ok			
	V _{DD_LV_BD}	ok	ok	ok	ok	ok	ok		ok			
	V _{DD_HV_BD}	ok	ok	ok	ok	ok	ok	ok				

Table 7. Device supply relation during power-up/power-down sequence

 V_{DD_LV} can be higher than V_{DD_HV} supplies only during power-up/down transient ramps, in case of external LV regulator and if V_{DD_HV} supply voltage level is lower than V_{DD_LV} allowed max operating condition.

During power-up, all functional terminals are maintained in a known state as described in the device pinout Microsoft Excel file attached to the IO_Definition document.



3.4 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device:

- All ESD testing are in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits,
- Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which include the complete DC parametric and functional testing at room temperature and hot temperature, maximum DC parametric variation within 10% of maximum specification".

		J -		
Parameter	С	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽¹⁾	Т	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽²⁾	Т	All pins	500	V
	Т	Corner Pins	750	V

Table 8. ESD ratings

1. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.

2. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level.



3.5 Electromagnetic compatibility characteristics

EMC measurements at IC-level IEC standards are available from STMicroelectronics on request.



3.6 Temperature profile

The device is qualified in accordance to AEC-Q100 Grade1 requirements, such as HTOL 1,000 h and HTDR 1,000 hrs, T_J = 150 °C.

Mission profile with junction Temperature higher than 150 °C and up to 165 °C have to be evaluated by ST to confirm to be granted by product qualification. Please contact your STMicroelectronics Sales representative for validation.



3.7 Device consumption

Sumbal		с	Parameter			Value ⁽¹⁾		Unit	
Symbol			Parameter	Conditions	Min	Тур	Max		
		С		T _J = 40 °C	_	—	40		
I _{DD_LKG} ^{(2),(3)}	сс	D	Leakage current on the	T _J = 120 °C	_	_	180	mA	
'DD_LKG		Р	$V_{DD_{LV}}$ supply	T _J = 150 °C		_	320	1114	
		D		T _J = 165 °C	_	_	500		
I _{DD_LV} ⁽³⁾	сс	Ρ	Dynamic current on the V _{DD_LV} supply, very high consumption profile ⁽⁴⁾	_	_	_	489	mA	
I _{DD_HV}	сс	Ρ	Total current on the V_{DD_HV} supply ⁽⁴⁾	f _{MAX}	_	_	97	mA	
IDD_MAIN_CORE_AC	сс	Т	Main Core dynamic current ⁽⁵⁾	f _{MAX}	_	_	50	mA	
IDD_CHKR_CORE_AC	сс	Т	Checker Core dynamic operating current	f _{MAX}	_	-	30	mA	
IDD_HSM_AC	СС	т	HSM platform dynamic operating current ⁽⁶⁾	f _{MAX} /2	_	_	20	mA	
I _{DD_AMU_AC}	сс	Т	AMU dynamic operating current ⁽⁷⁾	f _{MAX}	_	-	20	mA	
I _{DDHALT} ⁽⁸⁾	сс	т	Dynamic current on the V _{DD_LV} supply +Total current on the V _{DD_HV} supply	_	_	110	180	mA	
I _{DDSTOP} ⁽⁹⁾ CC		т	Dynamic current on the V _{DD_LV} supply +Total current on the V _{DD_HV} supply	_	_	21	40	mA	
		Ρ	Buddy Device	T _J = 150 °C	_	_	500		
I _{DD_LV_BD}	СС	D	Consumption on V _{DD_LV} supply ⁽¹⁰⁾	T _J = 165 °C	—	-	600	mA	
IDD_HV_BD	сс	т	Buddy Device Consumption on V _{DD_HV} supply ⁽¹⁰⁾	_	_	_	130	mA	
I _{SPIKE}	сс	т	Maximum short term current spike ⁽¹¹⁾	< 20 µs observation window	_	_	100	mA	
dl	SR	D	Current difference ratio to average current (dl/avg(I)) ⁽¹²⁾	20 µs observation window	_	_	20	%	

Table 9. Device consumption



Symbol		с	Parameter	Conditions	Value ⁽¹⁾			Unit	
Symbol		C	Farameter	Conditions	Min	Тур	Max	Unit	
$I_{SR}^{(13)}$	СС	D	Current variation during power up/down	See footnote ⁽¹⁴⁾	—	_	200	mA	
IDDOFF	сс	т	Power-off current on high voltage supply rails ⁽¹⁵⁾	V _{DD_HV} = 2.5 V	100	_	_	μA	

Table 9. Device consumption (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I_{DD_LV} and I_{DD_HV} parameters.
- 3. I_{DD_LKG} (leakage current) and I_{DD_LV} (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (I_{DD_LKG}+I_{DD_LV}). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- 4. Use case: 3 x e200z4 @ 180 MHz with all locksteps on (main core + core0 + dma + irq), HSM @ 90 MHz, all IPs clock enabled, Flash access with prefetch disabled (Flash consumption includes parallel read and program/erase), all SARADC and SDADC in continuous conversion, DMA continuously triggered by ADC conversions, 7 CAN / 5 DSPI / 12 LINFlex / FlexRay, GTM (3 TOM channels, 1 ATOM), FIRC, SIRC, FXOSC, PLL0-1 running. The switching activity estimated for dynamic consumption does not include I/O toggling, which is highly dependent on the application. Details of the software configuration are available separately. The total device consumption is I_{DD_LV} + I_{DD_HV} + I_{DD_LKG} for the selected temperature.
- 5. Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
- 6. Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM.
- 7. Dynamic consumption of the AMU module standalone.
- Flash in Low Power. Sysclk at 160 MHz, PLL0_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
- 9. Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
- 10. Worst case usage (data trace, data overlay, full Aurora utilization). If Aurora and JTAGM/LFAST not used, VDD_LV_BD current is reduced by ~20mA.
- 11. Current spike may occur during normal operation that are above average current, valid for an application running and if the following conditions are unchanged: clock configuration, frequency and gating; peripherals activation and configuration; number of cores and checker-cores activation and configuration; no functional/destructive reset occurring; no mbist/lbist execution. An internal auxiliary and clamp regulator can be enabled, in order to support internal current variations. Please refer to the Power Management chapter for the details and the external component requirements.
- 12. Moving window, measured on application specific pattern, with a maximum of 100 mA for the worst case application.
- 13. This specification is the maximum value and is a boundary for the dl specification.
- 14. Condition1: For power on period from 0 V up to normal operation with reset asserted. Condition 2: From reset asserted until PLL running free. Condition 3: Increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V. Internal schemes must be used by the application (example: frequency ramping feature enable) to ensure that incremental demands are made on the external power supply within the maximum value. Mbist/Lbist must be configured to avoid exceeding the maximum value.
- 15. I_{DDOFF} is the minimum guaranteed consumption of the device during power-up. It can be used to correctly size power-off ballast in case of current injection during power-off state.



3.8 I/O pad specification

The following table describes the different pad type configurations.

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission.
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
Strong configuration	Provides fast transition speed; used for fast interface.
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interface including Ethernet and FlexRay interfaces requiring fine control of rising/falling edge jitter.
Differential configuration	A few pads provide differential capability providing very fast interface together with good EMC performances.
Input only pads	These low input leakage pads are associated with the ADC channels.
Standby pads	Some pads are active during Standby. Low Power Pads input buffer can only be configured in TTL mode. When the pads are in Standby mode, the Pad-Keeper feature is activated: if the pad status is high, the weak pull-up resistor is automatically enabled; if the pad status is low, the weak pull-down resistor is automatically enabled. Please refer to the tables below in this chapter for the thresholds details and weak-pull currents.

Table 10. I/O pad specification description

Note: Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin. PMC_DIG_VSIO register has to be configured to select the voltage level (3.3 V or 5.0 V) for each IO segment.

Logic level is configurable in running mode while it is TTL not-configurable in STANDBY for LP (low power) pads, so if a LP pad is used to wakeup from STANDBY, it should be configured as TTL also in running mode in order to prevent device wrong behavior in STANDBY.

3.8.1 I/O input DC characteristics

The following table provides input DC electrical characteristics, as described in *Figure 3*.






Figure 3. I/O input electrical characteristics

In the following table, in case of current injection pulses on one pad under the conditions and limits described in I_{INJ2} parameter in *Section 3.3: Operating conditions*, other pads of the same supply segment will have a drift of 4 % above the maximum V_{il} and 4 % below the minimum V_{ih} limits. Similarly V_{hys} parameter will be decreased of 4 %.

Symbol		с	Parameter	Conditions	Conditions Value		Value					
Symbol	Oymbol		Falailletei	conditions	Min	Тур	Max	Unit				
	TTL											
V _{ihttl}	SR	Р	Input high level TTL	_	2	_	V _{DD_HV_IO} + 0.3	V				
V _{ilttl}	SR	Р	Input low level TTL	_	-0.3	_	0.8	V				
V _{hysttl}	сс	С	Input hysteresis TTL	_	0.3	_	_	V				
	AUTOMOTIVE											
V _{ihaut} ⁽¹⁾	SR	Ρ	Input high level AUTO	$V_{DD_{HV_{IO}}} = 5.0 V \pm 10\%$	3.8	_	V _{DD_HV_IO} + 0.3	V				
V _{ilaut} ⁽²⁾	SR	Р	Input low level AUTO	$V_{DD_{HV_{IO}}} = 5.0 V \pm 10\%$	-0.3	_	2.2	V				
V _{hysaut} ⁽³⁾	сс	С	Input hysteresis AUTO	$V_{DD_{HV_{IO}}} = 5.0 V \pm 10\%$	0.5		_	V				
	CMOS											
V _{ihcmos}	SR	Ρ	Input high level CMOS ⁽¹⁾	_	0.65 * V _{DD}	_	V _{DD_HV_IO} + 0.3	V				

Table 11. I/O input electrical characteristics



Sumbal		~		Conditions		11		
Symbol		С	Parameter	Parameter Conditions Min		Тур	Мах	Unit
V _{ihcmos} BD	SR T		Input high level	Buddy Device, hysteresis on	0.65 * V _{DD_HV_IO}		V _{DD_HV_IO} + 0.3	V
Vihcmos DD	SIX	I	CMOS	Buddy Device, hysteresis off	0.60 * V _{DD_HV_IO}		V _{DD_HV_IO} + 0.3	V
V _{ilcmos}	SR	Ρ	Input low level CMOS	_	-0.3		0.35 * V _{DD}	V
V _{hyscmos}	сс	С	Input hysteresis CMOS	_	0.10 * V _{DD}	_	_	V
				COMMON				
I _{LKG}	сс	Ρ	Pad input leakage	INPUT-ONLY pads T _J = 150 °C	_		200	nA
I _{LKG}	сс	С	Pad input leakage	INPUT-ONLY pads T _J = 165 °C	_	_	270	nA
I _{LKG}	сс	Ρ	Pad input leakage	MEDIUM pads T _J = 150 °C	_	_	360	nA
I _{LKG}	сс	С	Pad input leakage	MEDIUM pads T _J = 165 °C	_	_	500	nA
I _{LKG}	сс	Ρ	Pad input leakage	STRONG pads T _J = 150 °C	_	_	1,000	nA
I _{LKG}	сс	С	Pad input leakage	STRONG pads T _J = 165 °C	_	_	1,500	nA
I _{LKG}	сс	Ρ	Pad input leakage	VERY STRONG pads, T _J = 150 °C	_	_	1,000	nA
I _{LKG}	сс	С	Pad input leakage	VERY STRONG pads, T _J = 165 °C		_	2,000	nA
C _{P1}	сс	D	Pad capacitance	_		_	10	pF
V _{drift}	сс	D	Input V _{il} /V _{ih} temperature drift	In a 1 ms period, with a temperature variation <30 °C	_	_	100	mV
W _{FI}	SR	С	Wakeup input filtered pulse ⁽⁴⁾	—	—	_	20	ns
W _{NFI}	SR	С	Wakeup input not filtered pulse ⁽⁴⁾	_	400	_	_	ns

Table 11. I/O input electrical characteristics (continued)

1. Good approximation of the variation of the minimum value with supply is given by formula: $5 \text{ V range: } \text{V}_{\text{IHAUT}} = 0.69 \times \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}}; 3.3 \text{ V range: } \text{V}_{\text{IHAUT}} = 0.75 \times \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}};$

2. Good approximation of the variation of the maximum value with supply is given by formula: $5 \text{ V range: V}_{\text{ILAUT}} = 0.49 \times \text{V}_{\text{DD}-\text{HV}-\text{IO}}; 3.3 \text{ V range: V}_{\text{ILAUT}} = 0.35 \times \text{V}_{\text{DD}-\text{HV}-\text{IO}};$

3. Good approximation of the variation of the minimum value with supply is given by formula: 5 V and 3.3 V range: $V_{\text{HYSAUT}} = 0.11 \times V_{\text{DD}_{\text{HV}_{\text{IO}}}}$



4. In the range from W_{FI} (max) to W_{NFI} (min), pulses can be filtered or not filtered, according to operating temperature and voltage. Refer to the device pinout IO definition excel file for the list of pins supporting the wakeup filter feature.

Symbol	ol C		Parameter	Conditions		Value		Unit
Symbol		C	Falailletei	Conditions	Min	Тур	Мах	Unit
		Т	Weak pull-up	$V_{IN} = 1.1 V^{(1)}$	—	—	130	
I _{WPU}	I _{WPU} CC	Р	current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾	15	_	_	μA
R _{WPU}	сс	D	Weak Pull-up resistance	$V_{DD_{HV_{IO}}} = 5.0 V \pm 10\%$	33	—	93	KΩ
		т	Weak pull- down current	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽¹⁾			130	μΑ
I _{WPD}	CC	Ρ	absolute value	$V_{IN} = 0.9 V^{(2)}$	15	15 — —	—	
R _{WPD}	сс	D	Weak Pull- down resistance	V _{DD_HV_IO} = 5.0 V ± 10%	29	_	60	KΩ

1. Maximum current when forcing a change in the pin level opposite to the pull configuration.

2. Minimum current when keeping the same pin level state than the pull configuration.

Note: When the device enters into standby mode, the LP pads have the input buffer switched-on. As a consequence, if the pad input voltage VIN is $V_{SS} < V_{IN} < V_{DD_HV}$, an additional consumption can be measured in the VDD_HV domain. The highest consumption can be seen around mid-range (VIN ~=VDD_HV/2), 2-3mA depending on process, voltage and temperature.

This situation may occur if the PAD is used as a ADC input channel, and $V_{SS} < V_{IN} < V_{DD_HV}$. The applications should ensure that LP pads are always set to VDD_HV or VSS, to avoid the extra consumption. Please refer to the device pinout IO definition excel file to identify the low-power pads which also have an ADC function.

3.8.2 I/O output DC characteristics

Figure 4 provides description of output DC electrical characteristics.






Figure 4. I/O output DC electrical characteristics definition

The following tables provide DC characteristics for bidirectional pads:

- *Table 13* provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- *Table 14* provides output driver characteristics for I/O pads when in MEDIUM configuration.
- *Table 15* provides output driver characteristics for I/O pads when in STRONG/FAST configuration.

10%/90% is the default condition for any parameter if not explicitly mentioned differently.

 Table 16 provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note:

Symbol		с	Parameter	Conditions		Value		Unit
Symbol		C	Farameter	Conditions	Min	Тур	Мах	Unit
V _{ol_W}	сс	D	Output low voltage for Weak type PADs	I _{ol} = 0.5 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%			0.1*V _{DD}	V
V _{oh_W}	сс	D	Output high voltage for Weak type PADs	loh = 0.5 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	0.9*V _{DD}		_	V

Table	13	WFAK/SI	output	characteristics
Table	10.		output	characteristics



0. matrix			Demonstern	Opendikione		Value		11							
Symbol		С	Parameter	Conditions	Min	Тур	Мах	- Unit							
_	00		Output	V_{DD} = 5.0 V ± 10%	380		1040								
R_w	СС	Ρ	impedance for Weak type PADs	V _{DD} = 3.3 V ± 10%	250	_	700	Ω							
E	<u> </u>	т	Maximum output	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	2	MHz							
「max_W	F _{max_W} CC T	1	T frequency for Weak type PADs	CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10 %	_	_	1	MHz							
+	<u> </u>	т	output pin	CL = 25 pF V _{DD} = 5.0 V + 10% V _{DD} = 3.3 V + 10%	25	_	120	ns							
'TR_W	t _{TR_W} CC T		I						configura	configuration, 10%-90%	CL = 50 pF V _{DD} = 5.0 V ± 10 % V _{DD} = 3.3 V ± 10 %	50	_	240	ns
t _{skew_w}	сс	т	Difference between rise and fall time, 90%-10%	_	_	_	25	%							
I _{DCMAX_W}	сс	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	0.5	mA							

Table 13. WEAK/SLOW I/O outp	ut characteristics (continued)
------------------------------	--------------------------------

Table 14. MEDIUM I/O output characteristics

Symbol		с	Parameter	Conditions		Value		Unit
Symbol		U	Farameter	conditions	Min	Тур	Мах	Unit
V _{ol_M}	сс	D	Output low voltage for Medium type PADs	I _{ol} = 2.0 mA V _{DD} =5.0 V ± 10 % V _{DD} =3.3 V ± 10 %	_	_	0.1*V _{DD}	V
V _{oh_M}	сс	D	Output high voltage for Medium type PADs	I _{oh} =2.0 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	0.9*V _{DD}	_	_	V
			Output	V_{DD} = 5.0 V ± 10%	90		260	
R_M	СС	Ρ	impedance for Medium type PADs	V _{DD} = 3.3 V ± 10%	60	_	170	Ω



Cumbal		с	Dowowości	Conditions		Value		l la it
Symbol		U	Parameter	Conditions	Min	Тур	Мах	Unit
_		т	Maximum output frequency for	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	12	MHz
F _{max_M}	CC	1	Medium type PADs	CL = 50 pF V _{DD} = 5.0 V ± 10 % V _{DD} = 3.3 V ± 10 %	_	_	6	MHz
t		т	Transition time output pin MEDIUM	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	8	_	30	ns
t _{TR_M}	M CC T	configura	configuration, 10%-90%	CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	12	_	60	ns
l ^t sкew_мl	сс	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%
I _{DCMAX_M}	сс	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	2	mA

Table 14. MEDIUM I/O output characteristics (continued)

Table 15. STRONG/FAST I/O output characteristics

Symbol		с	Parameter	Conditions		Unit		
Symbol		C	Falailletei	conditions	Min	Тур	Мах	Onit
M	сс	D	Output low voltage for	l _{ol} = 8.0 mA V _{DD} = 5.0 V ± 10%	_	_	0.1*V _{DD}	V
V _{ol_S}		D	Strong type PADs	l _{ol} = 5.5 mA V _{DD} =3 .3 V ± 10%	_	_	0.15*V _{DD}	V
V.	сс	D	Output high voltage for	l _{oh} = 8.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	_	_	V
V _{oh_S}	00		Strong type PADs	l _{oh} = 5.5 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	_	_	V
			Output	$V_{DD} = 5.0 V \pm 10\%$	20	—	65	
R_s	СС	Ρ	impedance for Strong type PADs	V _{DD} = 3.3 V ± 10%	28	_	90	Ω



Symbol		с	Parameter	Conditions		Value		Unit			
Symbol		C	Farameter	Conditions	Min	Тур	Мах	Onit			
				CL = 25 pF V _{DD} =5.0 V ± 10%	—	_	50	MHz			
-	<u> </u>	т	Maximum output frequency for	CL = 50 pF V _{DD} =5.0 V ± 10%	—	_	25	MHz			
F _{max_S}	СС	1	Strong type PADs	CL = 25 pF V _{DD} = 3.3 V ± 10%	_	_	25	MHz			
							CL = 50 pF V _{DD} = 3.3 V ± 10%	_	_	12.5	MHz
		сс т			CL = 25 pF V _{DD} = 5.0 V ± 10%	3	_	10	ns		
•	<u> </u>		Transition time output pin STRONG	CL = 50 pF V _{DD} = 5.0 V ± 10%	5	_	16				
t _{tr_s}			configuration, 10%-90%	CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	_	15				
							CL = 50 pF V _{DD} = 3.3 V ± 10%	2.5	_	26	
I	сс	D	Maximum DC	V _{DD} = 5 V ± 10%	_	—	8	mA			
I _{DCMAX_S}			current	V _{DD} = 3.3 V ± 10%			5.5				
t _{skew_} s	сс	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%			

Table 16. VERY STRONG/VERY FAST I/O output characteristics

Symbol		с	Parameter	Conditions		Value		Unit
Symbol		0	Farailleter	conditions	Min	Тур	Мах	Onit
V	сс		Output low voltage for Very	l _{ol} = 9.0 mA V _{DD} =5.0 V ± 10%	_	_	0.1*V _{DD}	V
V _{ol_V}		D	Strong type PADs	I _{ol} = 9.0 mA V _{DD} =3.3 V ± 10%	_	_	0.15*V _{DD}	V
V	сс	D	Output high voltage for Very	l _{oh} = 9.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	_	_	V
V _{oh_V}		D	Strong type PADs	l _{oh} = 9.0 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	_	_	V
			Output	V _{DD} = 5.0 V ± 10%	20	_	60	
R_v	СС	Ρ	impedance for Very Strong type PADs	V _{DD} = 3.3 V ± 10%	18	_	50	Ω



Symbol			Parameter	Conditions	·			
		С			Min	Тур	Max	– Unit
F _{max_V}	сс	т	Maximum output frequency for Very Strong type PADs	CL = 25 pF V _{DD} = 5.0 V ± 10%	—	_	50	MHz
				CL = 50 pF V _{DD} = 5.0 V ± 10%	_	_	25	MHz
				CL = 25 pF V _{DD} = 3.3 V ± 10%	_	_	50	MHz
				CL = 50 pF V _{DD} = 3.3 V ± 10%	—	-	25	MHz
t _{TR_V}	сс	т	10–90% threshold transition time output pin VERY STRONG configuration	CL = 25 pF V _{DD} = 5.0 V ± 10%	1	-	6	- ns
				CL = 50 pF V _{DD} = 5.0 V ± 10%	3	-	12	
				CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	-	6	
				CL = 50 pF V _{DD} = 3.3 V ± 10%	3	-	11	
t _{TR20-80_} v	сс	т	20–80% threshold transition time output pin VERY STRONG configuration (Flexray Standard)	CL = 25 pF V _{DD} = 5.0 V ± 10%	0.8	-	4.5	ns
				CL = 15 pF V _{DD} = 3.3 V ± 10%	1	_	4.5	
t _{trttl_v}	сс	т	TTL threshold transition time for output pin in VERY STRONG configuration (Ethernet standard)	CL = 25 pF V _{DD} = 3.3 V ± 10%	0.88	_	5	ns
	сс	т	Sum of transition time 20–80% output pin VERY STRONG configuration	CL = 25 pF V _{DD} = 5.0 V ± 10%	—	-	9	ns
Σt _{TR20-80_} V				CL = 15 pF V _{DD} = 3.3 V ± 10%	_	_	9	
^t skew_v	сс	Т	Difference between rise and fall delay	CL = 25 pF V _{DD} = 5.0 V ± 10%	0	_	1.2	ns
I _{DCMAX_V}	сс	D	Maximum DC current	V _{DD} = 5.0 V±10% V _{DD} = 3.3 V ± 10%	_	_	9	mA

Table 16. VERY STRONG/VERY FAST I/O output characteristics (continued)



3.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in the device pinout Microsoft Excel file attached to the IO_Definition document.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the ${\sf I}_{\sf RMSSEG}$ maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

Note: In order to ensure correct functionality for SENT, the sum of all pad usage ratio within the SENT segment should remain below 10%.

Symbol		с	Parameter	Conditions	Value ⁽¹⁾			Unit					
		C	Falameter	Conditions	Min	Тур	Max	Unit					
Average consumption ⁽²⁾													
I _{RMSSEG}	SR	D	Sum of all the DC I/O current within a supply segment	—	_	_	80	mA					
I _{RMS_W}	сс	D	RMS I/O current for WEAK configuration	C _L = 25 pF, 2 MHz, V _{DD} = 5.0 V ± 10 %	_	_	1.1	- mA					
				C _L = 50 pF, 1 MHz, V _{DD} = 5.0 V ± 10 %	_	_	1.1						
				C _L = 25 pF, 2 MHz, V _{DD} = 3.3 V ± 10 %	_	_	1.0						
				C _L = 25 pF, 1 MHz, V _{DD} = 3.3 V ± 10%	_	_	1.0						
I _{RMS_M}	сс	C D	RMS I/O current for MEDIUM configuration	C _L = 25 pF, 12 MHz, V _{DD} = 5.0 V ± 10%	_	_	5.5	- mA					
				C_L = 50 pF, 6 MHz, V _{DD} = 5.0 V ± 10%	_	_	5.5						
				C _L = 25 pF, 12 MHz, V _{DD} = 3.3 V ± 10%	_	_	4.2						
				C _L = 25 pF, 6 MHz, V _{DD} = 3.3 V ± 10%	_	_	4.2						

Table 17. I/O consumption



Gumba	.1	~	Parameter	Conditions	,	Value ⁽¹)	Unit
Symbo)	С	Parameter	Conditions	Min	Тур	Мах	Unit
				C _L = 25 pF, 50 MHz, V _{DD} = 5.0 V ± 10%	_	_	21	
I	сс	D	RMS I/O current for STRONG configuration	C_L = 50 pF, 25 MHz, V_{DD} = 5.0 V ± 10%	_	_	21	mA
I _{RMS_S}		D		C _L = 25 pF, 25 MHz, V _{DD} = 3.3 V ± 10%	_	_	10	IIIA
				C _L = 25 pF, 12.5 MHz, V _{DD} = 3.3 V ± 10%	_	_	10	
			C _L = 25 pF, 50 MHz, V _{DD} = 5.0 V ± 10%	_	_	23		
	П	RMS I/O current for VERY	C _L = 50 pF, 25 MHz, V _{DD} = 5.0 V ± 10%	_	_	23	m۸	
I _{RMS_V}	CC	D	STRONG configuration	C _L = 25 pF, 50 MHz, V _{DD} = 3.3 V ± 10%	_	_	16	mA
				C _L = 25 pF, 25 MHz, V _{DD} = 3.3 V ± 10%	_	_	16	
			Dynamic co	nsumption ⁽³⁾				
1	SR	D	Sum of all the dynamic and DC I/O current within a supply	$V_{DD} = 5.0 V \pm 10\%$	_	—	195	mA
I _{DYN_SEG}	011	D	segment	V_{DD} = 3.3 V ± 10%	—	—	150	
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%		_	16.7	
1 =1,01,111	сс	D	Dynamic I/O current for WEAK	C_L = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	16.8	- mA
I _{DYN_W}			configuration	$C_L = 25 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	12.9	
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%		_	12.9	
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%	_	_	18.2	
1	сс	Dynamic I/O current for	C_{L} = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	18.4	mA	
I _{DYN_M}			D MEDIUM configuration	C_L = 25 pF, V_{DD} = 3.3 V ± 10%	_	_	14.3	
				$C_L = 50 \text{ pF}, V_{DD} = 3.3 \text{ V} \pm 10\%$			16.4	

Table 17. I/O consumption (continued)



Symbo	Symbol		Parameter Conditions		,	Value ⁽¹⁾			
Symbo	,	С	Falameter	Conditions	Min	Тур	Мах	Unit	
			Dynamic I/O current for STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	_	—	57		
	сс	D		C_L = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	63.5	mA	
I _{DYN_S}		D		C_L = 25 pF, V_{DD} = 3.3 V ± 10%	_	—	31	IIIA	
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%	_	_	33.5		
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%	_	_	62		
	<u> </u>	CC D	_ Dvnamic I/O current for VER	Dynamic I/O current for VERY	C_L = 50 pF, V_{DD} = 5.0 V ± 10%	_	—	70	m A
I _{DYN_V}			STRONG configuration	C _L = 25 pF, V _{DD} = 3.3 V ± 10%	_	_	52	mA	
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%	_	_	55		

Table 17. I/O consumption (continued)

I/O current consumption specifications for the 4.5 V ≤V_{DD_HV_IO} ≤5.5 V range are valid for VSIO_[VSIO_xx] = 1, and VSIO[VSIO_xx] = 0 for 3.0 V ≤V_{DD_HV_IO} ≤3.6 V.

2. Average consumption in one pad toggling cycle.

3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.



3.9 **Reset pad (PORST, ESR0) electrical characteristics**

The device implements dedicated bidirectional reset pins as below specified. $\overrightarrow{\text{PORST}}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 K Ω .




Figure 5. Startup Reset requirements

Figure 6 describes device behavior depending on supply signal on PORST:

- 1. **PORST** low pulse has too low amplitude: it is filtered by input buffer hysteresis. Device remains in current state.
- 2. PORST low pulse has too short duration: it is filtered by low pass filter. Device remains in current state.
- 3. PORST low pulse is generating a reset:
 - a) **PORST** low but initially filtered during at least WFRST. Device remains initially in current state.
 - b) PORST potentially filtered until WNFRST. Device state is unknown. It may either be reset or remains in current state depending on extra condition (temperature, voltage, device).
 - c) PORST asserted for longer than WNFRST. Device is under reset.






Figure 6. Noise filtering on reset signal

Table 18. Reset PAD electrical characteristics

Symbol	Symbol		Parameter	Conditions	Value			
Symbol		С	Faranieter	Conditions	Min	Тур	Typ Max	
V _{IHRES}	SR	Ρ	Input high level TTL	V _{DD_HV} = 5.0 V ± 10% V _{DD_HV} = 3.3 V ± 10%	2	—	V _{DD_HV_IO} +0.3	V
V _{ILRES}	SR	Ρ	Input low level	$V_{DD_{HV}} = 5.0 V \pm 10\%$	-0.3	_	0.8	V
			TTL	$V_{DD_{HV}} = 3.3 V \pm 10\%$	-0.3	-	0.6	
V _{HYSRES}	СС	С	Input hysteresis	$V_{DD_{HV}} = 5.0 V \pm 10\%$	0.3	-	—	V
			TTL	$V_{DD_{HV}} = 3.3 V \pm 10\%$	0.2		—	
V _{DD_POR}	СС	D	Minimum supply	$V_{DD_{HV}} = 5.0 V \pm 10\%$	_	-	1.6	V
			for strong pull- down activation	$V_{DD_{HV}} = 3.3 \text{ V} \pm 10\%$	_	_	1.05	



. .						Value		
Symbo		С	Parameter	Parameter Conditions -		Тур	Мах	Unit
I _{OL_R}	CC	Ρ	Strong pull-down	V _{DD_HV} = 5.0 V ± 10%	12	—	—	mA
			current ⁽¹⁾	V _{DD_HV} = 3.3 V ± 10%	8	—	—	
I _{WPU}	I _{WPU} CC	Р	Weak pull-up current absolute	$V_{IN} = 1.1 V^{(2)}$ $V_{DD_{HV}} = 5.0 V \pm 10\%$	_	_	130	μA
		Р	value	V _{IN} = 1.1 V V _{DD_HV} = 3.3 V ± 10%	—	_	70	
		Ρ		V _{IN} = 0.69 * V _{DD_HV_IO} ⁽³⁾ V _{DD_HV} = 5.0 V ± 10%	15	_	_	
		Ρ		V _{IN} = 0.69 * V _{DD_HV_IO} V _{DD_HV} = 3.3 V ± 10%	15		_	
I _{WPD}	CC	Ρ	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	_		130	μA
		Ρ		$V_{IN} = 0.69 *$ $V_{DD_HV_IO}^{(2)}$ $V_{DD_HV} = 3.3 V \pm 10\%$	—	—	80	
		Ρ		V _{IN} = 0.9 V V _{DD_HV} = 5.0 V ± 10%	15	_	_	
		Ρ		V _{IN} = 0.9 V V _{DD_HVDD_HV} = 3.3 V ± 10%	15	_	_	
W _{FRST}	CC	Ρ	Input filtered	$V_{DD_{HV}} = 5.0 V \pm 10\%$	—	—	500	ns
		Р	pulse	$V_{DD_{HV}} = 3.3 V \pm 10\%$	—	—	600	
W _{NFRST}	CC	Р	Input not filtered	$V_{DD_{HV}} = 5.0 V \pm 10\%$	2000	—	—	ns
		Ρ	pulse	$V_{DD_{HV}} = 3.3 V \pm 10\%$	3000	—	—	

 I_{ol r} applies to PORST: Strong Pull-down is active on PHASE0 for PORST. Refer to the device pinout IO definition excel file for details regarding pin usage.

2. Maximum current when forcing a change in the pin level opposite to the pull configuration.

3. Minimum current when keeping the same pin level state than the pull configuration.

Table 19. Reset Pad state during power-up and reset

PAD	POWER-UP State	RESET state	DEFAULT state ⁽¹⁾	STANDBY state
PORST	Strong pull-down	Weak pull-down	Weak pull-down	Weak pull-up
ESR0	Strong pull-down	Strong pull-down	Weak pull-up	Weak pull-up


1. Before SW Configuration. Please refer to the Device Reference Manual, Reset Generation Module (MC_RGM) Functional Description chapter for the details of the power-up phases.



3.10 **PLLs**

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

Figure 7 depicts the integration of the two PLLs. Please, refer to device Reference Manual for more detailed schematic.





3.10.1 PLL0

Table 20. PLL0 electrical characteristics

Symbol		с	Parameter	er Conditions		Value	Value	
Symbol		C	Falameter	Conditions	Min	Тур	Max	Unit
f _{PLL0IN}	SR	—	PLL0 input clock ⁽¹⁾	—	8	—	44	MHz
Δ_{PLL0IN}	SR	_	PLL0 input clock duty cycle ⁽¹⁾	_	40	_	60	%
f _{INFIN}	SR	_	PLL0 PFD (Phase Frequency Detector) input clock frequency	_	8	_	20	MHz
f _{PLL0VCO}	СС	Ρ	PLL0 VCO frequency	—	600	—	1400	MHz
f _{PLL0PHI0}	СС	D	PLL0 output frequency	—	4.762	—	F _{SYS} ⁽²⁾	MHz
f _{PLL0PHI1}	СС	D	PLL0 output clock PHI1	—	20	—	175 ⁽³⁾	MHz
t _{PLL0LOCK}	СС	Ρ	PLL0 lock time	—	—	—	100	μs
	сс	т	PLL0_PHI0 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI0} = 400 MHz, 6-sigma pk-pk	_		200	ps



Cumhal		с	Parameter	Conditions	Value			Unit	
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit	
^Δ PLL0PHI1SPJ ⁽⁴⁾	СС	D	PLL0_PHI1 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI1} = 40 MHz, 6-sigma pk-pk	_	_	300 ⁽⁵⁾	ps	
Δ _{PLLOLTJ} ⁽⁴⁾				10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	_	_	±250	ps	
	CC C	D	PLL0 output long term jitter ⁽⁵⁾ f _{PLL0IN} = 20 MHz (resonator), VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	_	_	±300	ps	
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)			±500	ps	
I _{PLL0}	CC	D	PLL0 consumption	FINE LOCK state	_	_	6	mA	

Table 20. PLL0 electrical characteristics (continued)

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.

2. Please refer to Section 3.3: Operating conditions for the maximum operating frequency.

 If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to *Table 21*).

4. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.

V_{DD_LV} noise due to application in the range V_{DD_LV} = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be filtered.



3.10.2 PLL1

PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG) support.

Table 21. PLL1 electrical characteristics										
Symbol		С	Parameter	Conditions		Unit				
Symbol		U	Falameter	conditions	Min	Тур	Max	Unit		
f _{PLL1IN}	SR	—	PLL1 input clock ⁽¹⁾	—	37.5	—	87.5	MHz		
Δ_{PLL1IN}	SR	_	PLL1 input clock duty cycle ⁽¹⁾	_	35	_	65	%		
f _{INFIN}	SR	_	PLL1 PFD (Phase Frequency Detector) input clock frequency	_	37.5		87.5	MHz		
f _{PLL1VCO}	СС	Р	PLL1 VCO frequency	—	600	_	1400	MHz		
f _{PLL1PHI0}	СС	D	PLL1 output clock PHI0	—	4.762	—	$F_{SYS}^{(2)}$	MHz		
t _{PLL1LOCK}	СС	Р	PLL1 lock time	—	—	_	50	μs		
f _{PLL1MOD}	сс	Т	PLL1 modulation frequency	_	_	_	250	kHz		
18	сс	т	PLL1 modulation depth	Center spread ⁽³⁾	0.25		2	%		
8 _{PLL1MOD}		1	(when enabled)	Down spread	0.5		4	%		
∆ _{PLL1PHI0SPJ} (4)	сс	Т	PLL1_PHI0 single period peak to peak jitter	f _{PLL1PHI0} = 200 MHz, 6-sigma	_	_	500 ⁽⁵⁾	ps		
I _{PLL1}	CC	D	PLL1 consumption	FINE LOCK state	_		5	mA		

Table 21. PL	.L1 electrica	I characteristic	s

1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.

2. Please refer to Section 3.3: Operating conditions for the maximum operating frequency.

The device maximum operating frequency F_{SYS} (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that FSYS(max)=FSYS(1+MD%). Please refer to the Reference Manual for the PLL programming details. 3.

Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin. 4.

5. 1.25 V±5%, application noise below 40 kHz at $V_{\text{DD_LV}}$ pin - no frequency modulation.



3.11 Oscillators

3.11.1 Crystal oscillator 40 MHz

Table 22. External 40 MHz oscillator electrical specifications

				a	v	alue	
Symbo		С	Parameter	Conditions	Min	Max	Unit
f _{XTAL}	CC	D	Crystal Frequency		4 ⁽²⁾	8	MHz
			Range ⁽¹⁾		>8	20	
					>20	40	
t _{cst}	CC	Т	Crystal start-up time ^{(3),(4)}	T _J = 150 °C	—	5	ms
				T _J = 165 °C	_	6	
t _{rec}	CC	D	Crystal recovery time ⁽⁵⁾	_		0.5	ms
V _{IHEXT}	СС	D	EXTAL input high voltage ⁽⁶⁾ (External Reference)	V _{REF} = 0.29 * V _{DD_HV_IO_JTAG}	V _{REF} + 0.75	—	V
V _{ILEXT}	CC	D	EXTAL input low voltage ⁽⁶⁾ (External Reference)	V _{REF} = 0.29 * V _{DD_HV_IO_JTAG}	_	V _{REF} - 0.75	V
C _{S_EXTAL}	СС	D	Total on-chip stray capacitance on EXTAL pin ⁽⁷⁾	_	3	7	pF
C _{S_XTAL}	CC	D	Total on-chip stray capacitance on XTAL pin ⁽⁷⁾	_	3	7	pF
9 _m	CC	Ρ	Oscillator Transconductance	f _{XTAL} = 4 - 8 MHz freq_sel[2:0] = 000	3.9	13.6	mA/V
		D		f _{XTAL} = 5 - 10 MHz freq_sel[2:0] = 001	5	17.5	
		D		f _{XTAL} = 10 – 15 MHz freq_sel[2:0] = 010	8.6	29.3	
		Ρ		f _{XTAL} = 15 - 20 MHz freq_sel[2:0] = 011	14.4	48	
		D		f _{XTAL} = 20 - 25 MHz freq_sel[2:0] = 100	21.2	69	
		D		f _{XTAL} = 25 – 30 MHz freq_sel[2:0] = 101	27	86	
		D		f _{XTAL} = 30 - 35 MHz freq_sel[2:0] = 110	33.5	115	
		Ρ		f _{XTAL} = 35 - 40 MHz freq_sel[2:0] = 111	33.5	115	
V _{EXTAL}	СС	D	Oscillation Amplitude on	T _J = –40 °C to 150 °C	0.5	1.8	V
			the EXTAL pin after startup ⁽⁸⁾	T _J = 150 °C to 165 °C	0.5	1.9	



Symbo		с	Parameter	Conditions	Value		Unit
Symbo	1		Farameter	Conditions	Min	Ain Max	
V _{HYS}	CC	D	Comparator Hysteresis	T _J = –40 °C to 150 °C	0.1	1.0	V
				T _J = 150 °C to 165 °C	0.1	1.1	
I _{XTAL}	CC	D	XTAL current ^{(8),(9)}	T _J = –40 °C to 150 °C	—	14	mA
				T _J = 150 °C to 165 °C	—	15	

1. The range is selectable by UTEST miscellaneous DCF client XOSC_FREQ_SEL.

- 2. The XTAL frequency, if used to feed the PPL0 (or PLL1), shall obey the minimum input frequency limit set for PLL0 (or PLL1).
- 3. This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.
- 4. Proper PC board layout procedures must be followed to achieve specifications.
- 5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 6. Applies to an external clock input and not to crystal mode.
- 7. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C_{S EXTAL}/C_{S XTAL}) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- Amplitude on the EXTAL pin after startup is determined by the ALC block, that is the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator.

3.11.2 Crystal Oscillator 32 kHz

Table 23. 32 kHz External Slow Oscillator electrical specifications

Sympho	Symbol		Parameter C	Conditions		- Unit		
Symbo	1	С	Parameter	Conditions	Min	Тур	Max	
f _{sxosc}	SR	Т	Slow external crystal oscillator frequency			32768	_	Hz
9 _{msxosc}	CC	Ρ	Slow external crystal oscillator transconductance		9.5	_	32	µA/V
V _{sxosc}	СС	Т	Oscillation Amplitude	_	0.5	—	1.7	V
I _{sxoosc}	CC	D	Oscillator consumption	_	_	—	9	μA
T _{sxosc}	CC	Т	Start up time		_	_	2	S

3.11.3 RC oscillator 16 MHz



0. mahad		•	Bauranten	O a maliti a ma		11		
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
f _{Target}	CC	D	IRC target frequency	_		16	—	MHz
δf _{var_noT}	CC	Ρ	IRC frequency variation	T < 150 °C	-5	_	5	%
		Т	without temperature compensation	T < 165 °C	-7	—	7	
δf_{var_T}	CC	Т	IRC frequency variation	T < 150 °C	-3		3	%
			with temperature compensation	T < 165 ^o C	-4	_	4	
δf_{var_SW}		Т	IRC software trimming accuracy	Trimming temperature	-0.5	<u>+</u> 0.3	0.5	%
T _{start_noT}	СС	Т	Startup time to reach within f _{var_noT}	Factory trimming already applied	_	_	5	μs
T _{start_T}	CC	Т	Startup time to reach within f _{var_T}	Factory trimming already applied	_	_	120	μs
I _{FIRC}	СС	Т	Current consumption on HV power supply ⁽¹⁾	After T _{start_T}	—	—	1200	μA

1. The consumption reported considers the sum of the RC oscillator 16 MHz IP, and the core logic clocked by the IP during Standby mode.



3.11.4 Low power RC oscillator

	Value							
Symbol	Symbol		Parameter	Conditions		value	-	Unit
Gymbol		С	i alameter	Conditions	Min	Тур	Max	Onit
F _{sirc}	CC	Т	Slow Internal RC oscillator frequency	—	—	1024	_	kHz
δf _{var_T}	CC	Ρ	Frequency variation across temperature	–40 °C < T < 150 °C	-9	_	+9	%
δf _{var_V}	СС	Ρ	Frequency variation across voltage	–40 °C < T < 150 °C	-5	_	+5	%
I _{sirc}	CC	Т	Slow Internal RC oscillator current	T = 55 °C	—	_	6	μA
T _{sirc}	CC	Т	Start up time, after switching ON the internal regulator.	_	—	_	12	μS


Table 25. 1024 kHz internal RC oscillator electrical characteristics



3.12 ADC system

3.12.1 ADC input description

Figure 8 shows the input equivalent circuit for SARn and SARB channels.



Specifications in the following table apply to both packaged parts and Known Good Die (KGD) parts, except where noted.

All specifications in the following table valid for the full input voltage range for the analog inputs.

Symbol		с	Devemeter	Conditions	Value		Unit
Symbol		C Parameter		Conditions	Min	Max	Unit
R _{20KΩ}	СС	D	Internal voltage reference source impedance.	—	— 16		
I _{LKG}	сс	_	Input leakage current, two ADC channels on input-only pin.				
I _{INJ1,2}	SR	_	Injection current on analog input preserving functionality at full or degraded performances.	See Operating Conditions chapter <i>Table 5:</i> <i>Operating conditions</i> , I _{INJ1} and I _{INJ2} parameters.			eters.
C _{HV_ADC}	SR	D	V _{DD_HV_ADV} external capacitance.	See Power Management chapter <i>Table 39: Extern components integration</i> , C _{ADC} parameter.			External
C _{P1}	сс	D	Pad capacitance	See IO chapter <i>Table 11: I/O input electrical characteristics</i> , parameter C _{P1} .			

Table 26. ADC pin specification



Cumhal		с	Parameter	Canditions	Va	lue	Unit
Symbol				Conditions	Min	Max	Unit
				SARB channels	—	2	
C _{P2}	СС	D	Internal routing capacitance	SARn 10bit channels	—	0.5	pF
				SARn 12bit channels	—	1	
Cs	сс	D	SAR ADC sampling capacitance	SARn 12bit	—	5	рF
US	00		SAR ADO Sampling Capacitance	SARn 10bit	_	2	р
				SARB channels	0	1.8	
R _{SWn}	СС	D	Analog switches resistance	SARn 10bit channels	0	0.8	kΩ
				SARn 12bit channels	0	1.8	
Р	сс	D	ADC input analog switches	SARn 12bit	_	0.8	kΩ
R _{AD}			resistance	SARn 10bit		3.2	1122
R _{CMSW}	CC	D	Common mode switch resistance	Sum of the two		9	kΩ
R _{CMRL}	CC	D	Common mode resistive ladder	resistances		9	kΩ
– (1)			Discharge resistance for ADC	$V_{DD_{HV_{IO}}} = 5.0 \text{ V} \pm 10\%$	—	300	W
R _{SAFEPD} ⁽¹⁾	CC	D	input-only pins (strong pull-down for safety)	V _{DD_HV_IO} = 3.3 V ± 10%	_	500	W
A _{BGAP}	CC	D	ADC digital bandgap accuracy		-1.5	+1.5	%
C _{EXT}	SR		External capacitance at the pad input pin	To preserve the accuracy of the ADC, it is necessar that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible. This capacitor contributes to attenuating the noise present on the input pin. The impedance relative to the signal source can limit the ADC's sample rate.			nce. cy can be s uating edance

Table 26. ADC pin specification (continued)

1. It enables discharge of up to 100 nF from 5 V every 300 ms. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the pads supporting it.

3.12.2 SAR ADC 12 bit electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.



Symbol		с	Deremeter	Conditions	Va	lue	Unit		
Symbol		L	Parameter	Conditions	Min	Max			
f	SR	Ρ	Clock frequency	Standard frequency mode	7.5	13.33	– MHz		
f _{ADCK}	31	Т	Clock frequency	High frequency mode	>13.33	16.0			
t _{ADCINIT}	SR	_	ADC initialization time	—	1.5	—	μs		
t _{ADCBIASINIT}	SR		ADC BIAS initialization time	—	5	—	μs		
4	00	SR T	т	т	ADC deeberge time	Fast SAR	1/f _{ADCK}	—	
t _{ADCPRECH}	SR		ADC decharge time	Slow SAR (SARDAC_B)	2/f _{ADCK}	_	– µs		
	SR	D	Decharge voltage	T _J < 150 °C	0	0.25	V		
ΔV_{PRECH}	SR	U	precision	T _J < 165 °C	0	0.3	v		
R _{20KΩ}	сс	D	Internal voltage reference source impedance	_	16	30	ΚΩ		
	сс	Ρ	Internal reference voltage precision	Applies to all internal reference points (V _{SS_HV_ADR} , 1/3 * V _{DD_HV_ADR} , 2/3 * V _{DD_HV_ADR} , V _{DD_HV_ADR})	-0.20	0.20	V		

Table 27. SARn ADC electrical specification



Cumb al		6	Devenueter	Conditions	Va	lue	11
Symbol		С	Parameter	Conditions	Min	Max	– Unit
		Р		Fast SAR – 12-bit configuration	6/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	6/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	5/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	6/f _{ADCK}		
				Slow SAR (SARADC_B) – 12-bit configuration	12/f _{ADCK}		
t _{ADCSAMPLE}	SR	D	ADC sample time ⁽¹⁾	Slow SAR (SARADC_B) – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	12/f _{ADCK}	_	μs
				Slow SAR (SARADC_B) – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	10/f _{ADCK}		
				Slow SAR (SARADC_B) – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	12/f _{ADCK}		
				Conversion of BIAS test channels through 20 $k\Omega$ input.	40/f _{ADCK}		
t	SR	Ρ	ADC evaluation time	12-bit configuration	12/f _{ADCK}		– µs
^t ADCEVAL		D		10-bit configuration	10/f _{ADCK}		μo
I _{ADCREFH} ^{(5),(6)}	сс	т	ADC high reference current	Run mode (average across all codes)	—	7	μA
				Power Down mode	—	1	
(6)	сс	D	ADC low reference	$\begin{array}{l} \text{Run mode} \\ \text{V}_{\text{DD_HV_ADR_S}} \leq 5.5 \text{ V} \end{array}$	—	15	- μΑ
'ADCREFL	I _{ADCREFL} ⁽⁶⁾ CC		current	Power Down mode $V_{DD_HV_ADR_S} \le 5.5 \text{ V}$	_	1	μΛ
(6)	сс	Р	V _{DD HV ADV} power	Run mode		4.0	mA
I _{ADV_S} ⁽⁶⁾		D	supply current	Power Down mode	_	0.04	III/A

Table 27. SARn ADC electrical specification	(continued)
	(0011111000)



Cymhal		с	Parameter Conditions		Va	lue	Unit						
Symbol		C	Parameter	Parameter Conditions		Max	Unit						
		т		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-4	4							
		Ρ		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-6	6							
		т	Total unadjusted error	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-6	6	– LSB						
TUE ₁₂	СС	Т	in 12-bit configuration ⁽⁷⁾	T _J < 165 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-9	9	(12b)						
		Т		T _J < 165 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-11	11							
								D		High frequency mode, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-12	12	
		D		Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-1.5	1.5							
		D		Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-2.0	2.0							
TUE ₁₀	сс	D	Total unadjusted error in 10-bit	Mode 1, T _J < 165 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-2.5	2.5	LSB						
		D	configuration ⁽⁷⁾	Mode 1, T _J < 165 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-3.5	3.5	(10b)						
		с		Mode 2, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-3.0	3.0							
		С		Mode 3, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-4.0	4.0							

Table 27. SARn ADC electrical specification (continued)



0h.e.l			Demonster	O an diffience	Va	lue	Unit					
Symbol		С	Parameter	Conditions	Min	Max	Unit					
				$V_{IN} < V_{DD_{HV}ADV}$ $V_{DD_{HV}ADR} - V_{DD_{HV}ADV}$ $\in [0:25 \text{ mV}]$	-1	1						
				$V_{IN} < V_{DD_{}HV_{}ADV}$ $V_{DD_{}HV_{}ADR} - V_{DD_{}HV_{}ADV}$ $\in [25:50 \text{ mV}]$	-2	2						
				$V_{IN} < V_{DD_{-}HV_{-}ADV}$ $V_{DD_{-}HV_{-}ADR} - V_{DD_{-}HV_{-}ADV}$ $\in [50:75 \text{ mV}]$	-4	4						
				$V_{IN} < V_{DD_{-}HV_{-}ADV}$ $V_{DD_{-}HV_{-}ADR} - V_{DD_{-}HV_{-}ADV}$ $\in [75:100 \text{ mV}]$	-6	6						
∆TUE ₁₂	СС	СС	сс	сс	сс	сс	D	TUE degradation due to $V_{DD_{HV}ADR}$ offset with respect to $V_{DD_{HV}ADV}$	$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	LSB (12b)
						$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 mV]$	-4	4				
								$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 mV]$	-7	7		
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} = [75:100 \text{ mV}]$	-12	12						
TUE _{INJ2}	сс	Т	TUE degradation addition, due to current injection in I _{INJ2} range. ⁽⁸⁾	See Operating Conditions chapter Table 5, I _{INJ2} parameter.		-8	LSB					
DNL ⁽⁹⁾	сс	Ρ	Differential non-	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB					
DNL ⁽⁹⁾ CC	Т	linearity	High frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	(12b)						

Table 27. SARn	ADC electrica	I specification	(continued)
		speemeation	(continueu)

 Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to Figure 8 for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

2. Mode1: 6 sampling cycles + 10 conversion cycles at 13.33 MHz.

3. Mode2: 5 sampling cycles + 10 conversion cycles at 13.33 MHz.



- 4. Mode3: 6 sampling cycles + 10 conversion cycles at 16 MHz.
- I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
- 6. Current parameter values are for a single ADC.
- 7. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D.
- 8. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.
- 9. DNL is granted with injection current within the range defined in Table 26, for parameters classified as T and D.

3.12.3 SAR ADC 10 bit electrical specification

The ADC comparators are 10-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

Symbol		с	Devementer	Parameter Conditions		Value					
Symbol			Parameter Conditions		Min	Мах	Unit				
f	SR	Ρ	Clock froguency	Standard frequency mode	7.5	13.33	MHz				
f _{ADCK}	эк	Т	Clock frequency	High frequency mode	>13.33	16.0	IVINZ				
t _{ADCINIT}	SR	—	ADC initialization time	—	1.5	_	μs				
t _{ADCBIASINIT}	SR		ADC BIAS initialization time	_	5	—	μs				
t _{ADCINITSBY}	SR		ADC initialization time in standby	Standby Mode	8	_	μs				
t _{ADCPRECH}	SR	Т	ADC precharge time	—	1/f _{ADCK}	_	μs				
	SR	SR D	Precharge voltage	T _J < 150 °C	0	0.25	v				
ΔV_{PRECH}	55		precision	T _J < 165 °C	0	0.3	v				
t. = ==	SR	Р	ADC sample time ⁽¹⁾	10-bit ADC mode	5/f _{ADCK}	_	μs				
^t ADCSAMPLE	51	1		ADC comparator mode	2/f _{ADCK}	_	μs				
tur or uu	SR	Ρ	ADC evaluation time	10-bit ADC mode	10/f _{ADCK}	_					
t _{ADCEVAL}	01	D		ADC comparator mode	2/f _{ADCK}	—	μs				
I _{ADCREFH} ^{(2),(3)}							ADC high reference	Run mode (average across all codes)	_	7	
	СС	Т	current	Power Down mode	—	1	μA				
				ADC comparator mode	_	19.5					

Table 28. ADC-Comparator electrical specification



Symbol	Cumhal		Parameter Conditions		Value		Unit	
Symbol		С	Parameter	Conditions	Min	Max	Unit	
				Run mode V _{DD_HV_ADR_S} ≤ 5.5 V	_	15		
I _{ADCREFL} ⁽⁴⁾	СС	D	ADC low reference current	Power Down mode $V_{DD_HV_ADR_S} \le 5.5 \text{ V}$	_	1	μA	
				ADC comparator mode	—	20.5		
(4)	сс	Р	V _{DD HV ADV} power	Run mode	—	4	mA	
I _{ADV_S} ⁽⁴⁾		D	supply current	Power Down mode	—	0.04	ma	
		т		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-2	2		
		Ρ	Ρ		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-3	3	
		т	١	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-3	3	- LSB	
TUE ₁₀	CC	сс т		in 10-bit configuration ⁽⁵⁾	T _J < 165 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-3	3	(10b)
		т		T _J < 165 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-4	4		
		D		High frequency mode, $T_J < 150 °C$, $V_{DD_HV_ADV} > 3 V$, $V_{DD_HV_ADR_S} > 3 V$	-3	3		

Table 28. ADC-Comparator electrical specification (continued)



Sumhal		~	Parameter	Conditions	Value		Unit			
Symbol		С	Parameter	Conditions	Min	Max	Unit			
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [0:25 mV]	-1.0	1.0				
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [25:50 mV]	-2.0	2.0				
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [50:75 mV]	-3.5	3.5				
				V _{IN} < V _{DD_HV_ADV} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [75:100 mV]	-6.0	6.0				
∆TUE ₁₀ CC	CC E	сс	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	V _{DD_HV_ADV} < V _{IN} < V _{DD_HV_ADR} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [0:25 mV]	-2.5	2.5	LSB (10b)		
							$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4.0	4.0	
									$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 mV]$	-7.0
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-12.0	12.0				
TUE _{INJ2}	сс	т	TUE degradation addition, due to current injection in I _{INJ2} range. ⁽⁴⁾	See Operating Conditions chapter <i>Table 5</i> , I _{INJ2} parameter.	3		LSB			
DNL ⁽⁶⁾		Ρ	Differential non-linearity	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB			
DNL ⁽⁶⁾ CC		т	std. mode	High frequency mode, $V_{DD_HV_ADV} > 4 V$ $V_{DD_HV_ADR_S} > 4 V$	-1	2	(10b)			

Table 28. ADC-Comparator electrical s	specification (continued)	

 Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to Figure 8 for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

2. I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.

3. Current parameter values are for a single ADC.



- All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC
 and the channel subject to current injection.
- 5. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D.
- 6. DNL is granted with injection current within the range defined in Table 26, for parameters classified as T and D.

3.12.4 S/D ADC electrical specification

-

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333666 Ksps maximum output rate.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

S/D ADC is functional in the range 3.0 V < VDD_HV_ADV < 4.0 V and $3.0 V < VDD_HV_ADR_D < 4.0 V$, but precision of conversion is not guaranteed.

Symbol		C Parameter Conditions			Value		Unit	
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
		D		Single ended V _{INM} = V _{SS_HV_ADR_D}	V _{DD}	_HV_ADR_D/G	SAIN	
	D	Input range peak to peak	Single ended $V_{INM} = 0.5*V_{DD_HV_ADR}$ _D GAIN = 1	±0.5	'*V _{DD_HV_AD}	IR_D		
V _{IN_PK2PK} ⁽¹⁾	SR	D	$V_{\text{IN} PK2PK} = V_{\text{INP}}^{(2)}$ $- V_{\text{INM}}^{(3)}$	Single ended $V_{INM} = 0.5*V_{DD_HV_ADR}$ $_{GAIN}^{D} = 2,4,8,16$	±V _{DD}	_HV_ADR_D/(GAIN	V
		D	Differential, 0 < V _{IN} < V _{DD_HV_IO_MAIN}		±V _{DD_HV_ADR_D} /GAIN			
f _{ADCD_M}	SR	Ρ	S/D modulator input Clock 3	T _J < 150 °C	4	14.4	16	MHz
f _{IN}	SR	Ρ	Input signal frequency	_	0.01	_	75 ⁽⁴⁾	kHz
f _{ADCD_S}	SR	D	Output conversion rate	Т _Ј < 150 °С	_	_	333	ksps
	~~~	<b>_</b>	Overegenzieg zetie	Internal modulator	24		256	—
_	СС		Oversampling ratio	External modulator	_	_	256	
RESOLUTION	сс	D	S/D register resolution ⁽⁵⁾	2's complement notation		16		bit
GAIN	SR	D	ADC gain	Defined via ADC_SD[PGA] register. Only integer powers of 2 are valid gain values.	1		16	_

Table	29.	SDn	ADC	electrical	s	pecification	
Table	<b>Z</b> J.	0011	AD0	ciccuicai	3	pecification	



Symbol	Quarte e l		Parameter	Conditions		Value		
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
δ _{GAIN}   ⁽⁶⁾ CC	с		Before calibration (applies to gain setting = 1)	_	_	1	%	
		Absolute value of	After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 50 \ ^{\circ}C$	_	_	5		
	D		D	the ADC gain error ⁽⁷⁾ (8)	After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 100 \ ^{\circ}C$		_	7.5
				After calibration, $\Delta V_{DD_HV_ADR_D} < 5\%$ $\Delta V_{DD_HV_ADV_D} < 10\%$ $\Delta T_J < 150 \ ^{\circ}C$	_	_	10	
		Р		Before calibration (applies to all gain settings – 1, 2, 4, 8, 16)	_	10* (1+1/gain)	65	mV
V _{OFFSET} CC		Conversion	After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 50$ °C		_	5		
		D	offset ^{(7),(8),(9)}	After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 100 \ ^{\circ}C$	_	_	7.5	mV
				After calibration, $\Delta V_{DD_HV_ADR_D} < 10\%$ $\Delta T_J < 150 \ ^{\circ}C$	0.5	_	19	

Table 29. SDn ADC electrical specification (continued)



Symbol		с	Devementer	Conditions		Value		Unit												
Symbol	Symbol		Parameter	Conditions	Min	Тур	Max	Unit												
	P	V G T 4 V G	$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = V_{DD_H} \\ _{J}^{ADV} \\ GAIN = 1 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	80	_	_														
	С			77	_	_														
SNR _{DIFF150} ⁽¹⁰⁾			сс	сс	сс	сс	сс	сс	сс	сс	СС	СС	сс	с	Signal to noise ratio in differential mode 150 ksps output rate ⁽¹¹⁾	$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 4 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	74	_	_	dBFS
				с		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 8 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	71	_	_											
	D		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAI\overline{N} = 16 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	68	_	_														

Table 29. SDn ADC electrical specification (	(continued)
	oomaoaj





Symbol		<b>^</b>	Devementer	Conditions		Value		Unit												
Symbol		С	Parameter	Conditions	Min	Тур	Max	- Unit												
	Ρ		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 1 \\ T_J < 150 \ ^{\circ}C \end{array}$	71	_	—														
	С			68	_	_														
SNR _{DIFF333} ⁽¹⁰⁾		-	сс	сс	сс	сс	сс	сс	сс	СС	СС	сс	сс	С	Signal to noise ratio in differential mode 333 ksps output rate ⁽¹¹⁾	$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 4 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	65			dBFS
				С		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 8 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	62	Ι	1											
	D		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAI\overline{N} = 16 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	60	_	_														

Table 29. SDn ADC electrical specification	(continued)	
Tuble 20. Obli Abo cicotiloui opecilication	(continueu)	/



			Duranta			Value			
Symbol (		С	Parameter	Conditions	Min	Тур	Max	– Unit	
		Р		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 1 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	74	_	_		
SNR _{SE150} ⁽¹⁰⁾ CC				$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 2 \\ T_{J} < 150 \ ^{\circ}C \end{array}$	71	_	_		
	сс	т	Signal to noise ratio in single ended mode 150 ksps output rate ⁽¹¹⁾	$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 4 \\ T_J < 150 \ ^{\circ}C \end{array}$	68	_	_	dBFS	
						$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 8 \\ T_J < 150 \ ^{\circ}C \end{array}$	65	_	_
		D		$\begin{array}{l} 4.0 < V_{DD_HV_ADV} < 5.5 \\ V_{DD_HV_ADR_D} = \\ V_{DD_HV_ADV} \\ GAIN = 16 \\ T_J < 150 \ ^{\circ}C \end{array}$	62	_	_		
$\Delta_{SNR165C}$	сс	с	165 °C Signal to noise ratio impact	Any GAIN 150 °C < T _J < 165 °C	-9	_	—	dBFS	
$\Delta_{SNRINJ2}$	сс	т	TUE degradation addition, due to current injection in I _{INJ2} range.	See Operating Conditions chapter <i>Table 5</i> , I _{INJ2} parameter ⁽¹²⁾	_	_	-9	dBFS	
		Ρ		GAIN = 1	60	—	—		
		С		GAIN = 2	60	—	—		
SFDR	СС	С	Spurious free dynamic range	GAIN = 4	60	—	_	dBc	
		С	,	GAIN = 8	60				
		D		GAIN = 16	60	_			
		D		GAIN = 1	900	1125	1350		
		D	Differential input	GAIN = 2	550	700	900		
Z _{DIFF}	СС		impedance	GAIN = 4	250	350	450	kΩ	
		D	$(f_{ADCD_M} = 16 \text{ MHz})$	GAIN = 8	180	225	270		
		D		GAIN = 16	180	225	270		



0hal		с	Demonstern	O an diffience		Value		11
Symbol	Symbol		Parameter	Conditions	Min	Тур	Мах	Unit
		D		GAIN = 1	1250	1600	2000	
		D	Common mode	GAIN = 2	900	1150	1450	
Z _{CM}	СС	D	input impedance	GAIN = 4	620	850	1050	kΩ
		D	(f _{ADCD_M} = 16 MHz)	GAIN = 8	450	580	720	
		D		GAIN = 16	450	580	720	
R _{BIAS}	CC	D	Bias resistance	—	120	160	200	kΩ
V _{BIAS}	сс	D	Bias voltage	—	_	V _{DD_HV} _ _{ADR_D} /2	_	V
ΔV _{INTCM}	сс	D	common mode input reference voltage	_	-12	(V _{DD_HV_} ADV + V _{SS_HV_} ADV)/2	+12	%
δV _{BIAS}	сс	D	Bias voltage accuracy	_	-2.5	—	+2.5	%
V	сс	т	Common mode	GAIN = 1	40	—	—	dB
V _{cmrr}	00	1	rejection ratio	$GAIN \ge 4$	46	_	_	uр
R _{Caaf}	SR	D	Anti-aliasing filter	External series resistance	—	—	20	kΩ
	CC	D		Filter capacitances	180	—	—	pF
f _{PASSBAND}	сс	D	Pass band ⁽¹³⁾	_	0.01	—	0.333 * f _{ADCD_S}	kHz
$\delta_{RIPPLE}$	СС	D	Pass band ripple ⁽¹⁴⁾	0.333 * f _{ADCD_Sin}	-1	—	1	%
				[0.5 * f _{ADCD_S} , 1.0 * f _{ADCD_S} ]	40	—	—	
				[1.0 * f _{ADCD_S} , 1.5 * f _{ADCD_S} ]	45	_	_	
F _{rolloff}	off CC		Stop band attenuation	[1.5 * f _{ADCD_S} , 2.0 * f _{ADCD_S} ]	50	_	_	dB
				[2.0 * f _{ADCD_S} , 2.5 * f _{ADCD_S} ]	55			
				$[2.5 * f_{ADCD_S}, f_{ADCD_M}/2]$	60	_	_	

Table 29. SDn ADC electrical specification (continued)



			<b>D</b>			Value														
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit												
				Within pass band – Tclk is $f_{ADCD_M} / 2$	_	_	_													
				OSR = 24 —	_	191.5														
				OSR = 28	_	_	223													
				OSR = 32	_		254.5													
				OSR = 36	_	_	286													
				OSR = 40	_	_	317.5													
				OSR = 44	_		349													
				OSR = 48	_	_	380.5													
				OSR = 56	_	_	443.5													
			Group delay	OSR = 64	_	_	506.5													
				OSR = 72	_	_	569.5	Talk												
				OSR = 75	_	_	550													
$\delta_{GROUP}$	СС	D		OSR = 80	_	_	632.5													
					OSR = 88	_	_	695.5	Tclk											
												OSR = 96	_	_	758.5					
																	OSR = 112	_	_	884.5
											OSR = 128	_	_	1010.5						
										OSR = 144	_	_	1136.5							
											OSR = 160	_	_	1262.5						
					OSR = 176	_	_	1388.5												
				OSR = 192	_	_	1514.5													
				OSR = 224	_	_	1766.5													
				OSR = 256	_	—	2018.5													
f _{HIGH}	сс	D	High pass filter 3dB frequency	Enabled		10e-5* f _{ADCD_S}	_	_												
t _{STARTUP}	сс	D	Start-up time from power down state	—		_	100	μs												
			Latency between input data and	HPF = ON		_	δ _{GROUP} + f _{ADCD_} s	_												
t _{latency}	CC	D	converted data (input mux not changed) ⁽¹⁵⁾	HPF = OFF	_	_	δ _{GROUP}	_												

Table 29. SDn ADC electrical specification	n (continued)
	1 (0011011000)



Cumhal		~	Deveneter	Conditions		Value		l lució
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
<b>t</b>	сс		Settling time after	Analog inputs are muxed HPF = ON	_	_	2*δ _{GROUP} + 3*f _{ADCD_S}	—
^t SETTLING			mux change			_	2*δ _{GROUP} + 2*f _{ADCD_S}	—
todrecovery	сс	D	Overdrive recovery time	After input comes within range from saturation HPF = ON	_	_	2*δ _{GROUP} + f _{ADCD_S}	_
				HPF = OFF		—	$2^*\delta_{GROUP}$	
		_	S/D ADC sampling	GAIN = 1, 2, 4, 8		—	75*GAIN	fF
C _{S_D}	CC	D	capacitance after sampling switch ⁽¹⁶⁾	GAIN = 16	_	—	600	fF
IBIAS	сс	D	Bias consumption	At least 1 ADCD enabled	_	_	5	mA
I _{ADV_D}	сс	С	V _{DD_HV_ADV} power supply current (each ADC)	ADCD enabled	_	_	3.5	mA
ΣI _{ADR_D}	сс	с	Sum of all ADC reference consumption ⁽¹⁷⁾	ADCD enabled	_	_	80	μA

Table 29. SDn ADC electrical specification (continued)

1. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be 'clipped'.

2. V_{INP} is the input voltage applied to the positive terminal of the SDADC.

3. V_{INM} is the input voltage applied to the negative terminal of the SDADC.

4. Maximum input of 166.67 KHz supported with reduced accuracy. See SNR specifications.

5. When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. This gives an effective resolution of 15 bits.

 The absolute value of the ADC gain error (|δGAIN|) after calibration is applicable in differential mode only. In single-ended mode after calibration, this value should be considered as 25mV.

7. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.

- 8. Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to 0.5*VDD_HV_ADR_D for "differential mode" and "single ended mode with negative input=0.5*VDD_HV_ADR_D". Offset Calibration should be done with respect to 0 for "single ended mode with negative input=0". Both offset and Gain Calibration is guaranteed for ±5% variation of VDD_HV_ADR_D, ±10% variation of VDD_HV_ADV, and ± 50 °C temperature variation.
- 9. Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error.
- 10. This parameter is guaranteed by bench validation with a small sample of devices across process variations, and tested in production to a value of 3 dB less.
- 11. S/D ADC is functional in the range 3.6 V < V_{DD_HV_ADV} < 4.0 V and, SNR parameter degrades by 12 dB. Degraded SNR value based on simulation and granted by design.
- 12. All channels of all SD-ADCs are impacted with same degradation, independently from the ADC and the channel subject to current injection.
- 13. SNR value guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of fADCD_M fADCD_S to fADCD_M + fADCD_S, where fADCD_M is the input sampling frequency, and fADCD_S is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 14. The  $\pm 1\%$  passband ripple specification is equivalent to 20 * log₁₀ (0.99) = 0.087 dB.



- 15. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula: REGISTER LATENCY = t_{LATENCY} + 0.5/f_{ADCD S} + 2 (~+1)/f_{ADCD M} + 2(~+1)/f_{PRIDGEX CLK} where f_{ADCD S} is the frequency of the sampling clock, f_{ADCD M} is the frequency of the modulator, and f_{PBRIDGEX CLK} is the frequency of the peripheral bridge clock feeds to the ADC S/D module. The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the ADC S/D module.
- 16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.
- 17. Consumption is given after power-up, when steady state is reached. Extra consumption up to 2 mA may be required during internal circuitry set-up.

## 3.12.5 SD ADC filter modes

	put codes in full scale
OSR	MCR[GECEN] = 1
24	31081
28	31077
32	31079
36	31075
40	31026
44	31040
48	31081
56	31077
64	31079
72	31075
75	31128
80	31026
88	31040
96	31081
112	31078
128	31079
144	31076
160	31026
176	31040
192	31081
224	31078
256	31079
512	31079
1024	31079
	•

#### Table 30. Digital output codes in full scale



# 3.13 Temperature Sensor

The following table describes the temperature sensor electrical characteristics.

Symbol		C Parameter		Conditions		Unit			
Symbo	Symbol C		Parameter	Conditions	Min	Тур	Max	onit	
—	CC		Temperature monitoring range	—	-40	—	165	°C	
T _{SENS}	CC	Т	Sensitivity	—	_	5.18	_	mV/°C	
T _{ACC}	CC	Р	Accuracy	T _J < 150 °C	-3	_	3	°C	
		С		T _J < 165 ^o C	-7	—	7		


Table 31. Temperature sensor electrical characteristics



# 3.14 LFAST pad electrical characteristics

The LFAST(LVDS Fast Asynchronous Serial Transmission) pad electrical characteristics apply to both the SIPI and high-speed debug serial interfaces on the device. The same LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.

## 3.14.1 LFAST interface timing diagrams



### Figure 9. LFAST and MSC/DSPI LVDS timing definition







Figure 11. Rise/fall time



## 3.14.2 LFAST and MSC/DSPI LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Symbol	Symbol C		Parameter	Conditions		Unit		
Зутьої				Min	Тур		Max	
			START	UP ^{(3),(4)}				
t _{STRT_BIAS}	сс	Т	Bias current reference startup time ⁽⁵⁾	_	_	0.5	4	μs
t _{PD2NM_TX}	сс	Т	Transmitter startup time (power down to normal mode) ⁽⁶⁾	_		0.4	2.75	μs



			<b>D</b>	0		Value		
Symbol		С	Parameter	Conditions	Min	Тур	Мах	Unit
t _{SM2NM_TX}	сс	т	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	_	0.4	0.6	μs
t _{PD2NM_RX}	сс	т	Receiver startup time (power down to normal mode) ⁽⁸⁾	_	_	20	40	ns
t _{PD2SM_RX}	сс	т	Receiver startup time (power down to sleep mode) ⁽⁹⁾	Not applicable to the MSC/DSPI LVDS pad	_	20	50	ns
I _{LVDS_BIAS}	СС	D	LVDS bias current consumption	Tx or Rx enabled	—	_	0.95	mA
			TRANSMISSION LINE CHA	RACTERISTICS (PCB Tr	ack)			
Z ₀	SR	D	Transmission line characteristic impedance	_	47.5	50	52.5	Ω
Z _{DIFF}	SR	D	Transmission line differential impedance	—	95	100	105	Ω
	•		RECI	EIVER				
V _{ICOM}	SR	т	Common mode voltage	_	0.15 (10)	_	1.6 ⁽¹¹⁾	V
$ \Delta_{VI} $	SR	Т	Differential input voltage ⁽¹²⁾		100	—	_	mV
V _{HYS}	СС	Т	Input hysteresis	_	25	—	_	mV
R _{IN}	СС	D	Terminating resistance	V _{DD_HV_IO} = 5.0 V ± 10% -40 °C < T _J < 150 °C	80	_	150	Ω
				V _{DD_HV_IO} = 3.3 √ ± 10% -40 °C < T _J < 150 °C	80	_	175	
				V _{DD_HV_IO} = 5.0 V ± 10% -40 °C <tj<165 td="" °c<=""><td>80</td><td>_</td><td>170</td><td></td></tj<165>	80	_	170	
				V _{DD_HV_IO} = 3.3 V ± 10% -40 °C <tj<165 td="" °c<=""><td>80</td><td>_</td><td>180</td><td></td></tj<165>	80	_	180	
C _{IN}	СС	D	Differential input capacitance ⁽¹³⁾		_	3.5	6.0	pF
I _{LVDS_RX}	сс	с	Receiver DC current consumption	Enabled	_	_	1.6	mA
I _{PIN_RX}	сс	D	Maximum consumption on receiver input pin	Δ _{VI} = 400 mV, R _{IN} = 80 Ω	_	_	5	mA

## Table 32. LVDS pad startup and receiver electrical characteristics^{(1),(2)} (continued)

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST & High-speed Debug (HSD) LVDS pad, and the MSC/DSPI LVDS pad except where noted in the conditions.

2. All LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

3. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-speed Debug modules. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.



#### SPC58EEx, SPC58NEx

- 4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
- 5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
- Total transmitter startup time from power down to normal mode is t_{STRT_BIAS} + t_{PD2NM_TX} + 2 peripheral bridge clock periods.
- Total transmitter startup time from sleep mode to normal mode is t_{SM2NM_TX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- 8. Total receiver startup time from power down to normal mode is t_{STRT BIAS} + t_{PD2NM RX} + 2 peripheral bridge clock periods.
- Total receiver startup time from power down to sleep mode is t_{PD2SM_RX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- 10. Absolute min = 0.15 V (285 mV/2) = 0 V
- 11. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
- 12. Value valid for LFAST mode and SPI mode. In LFAST mode the LXRXOP_BR bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.
- Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions. For bare die devices, subtract the package value given in *Figure 12*.

Symbol	Symbol		Parameter	Conditions		Unit				
Symbo	01	С	Faiameter	Conditions	Min	Тур	Max	Unit		
f _{DATA}	SR	D	Data rate	—	—	—	320	Mbps		
V _{OS}	СС	Ρ	Common mode voltage	—	1.08	_	1.32	V		
$ \Delta_{VOD} $	СС	Ρ	Differential output voltage swing (terminated) ^{(4),(5)}	—	110	_	285	mV		
t _{TR}	сс	т	Rise time from - ∆VOD(min)  to + ∆VOD(min) . Fall time from + ∆VOD(min)  to - ∆VOD(min)	_	0.26	_	1.25	ns		
C	SR	D	External lumped differential load	$V_{DD_HV_IO}$ = 4.5 V			6.0	рF		
CL	эк	SK	SK	D	capacitance ⁽⁴⁾	$V_{DD_HV_IO}$ = 3.0 V	_		4.0	μ
I _{LVDS_TX}	СС	С	Transmitter DC current consumption	Enabled	_	_	3.6	mA		
I _{PIN_TX}	СС	D	Transmitter DC current sourced through output pin	_	1.1		2.85	mA		

#### Table 33. LFAST transmitter electrical characteristics^{(1),(2),(3)}

1. This table is applicable to LFAST LVDS pads used in LFAST configuration (SIUL2_MSCR_IO_n.ODC=101).

 The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance values shown in *Figure 12*.

3. All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from -40 °C to 165 °C.

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 12.

5. Valid for maximum external load C_L.



Symbol		с	Parameter	Conditions	Value			11
					Min	Тур	Max	- Unit
f _{DATA}	SR	D	Data rate	—	_	—	80	Mbps
V _{OS}	CC	Ρ	Common mode voltage	—	1.08	_	1.32	V
$ \Delta_{VOD} $	сс	Ρ	Differential output voltage swing (terminated) ^{(4),(5)}	_	150	_	400	mV
t _{TR}	сс	т	Rise time from - ∆VOD(min)  to + ∆VOD(min) . Fall time from + ∆VOD(min)  to - ∆VOD(min)  ⁽⁶⁾	_	0.8	_	5.8	ns
CL	SR	D	External lumped differential load capacitance ⁽⁴⁾	$V_{DD_HV_IO}$ = 4.5 V	_	—	50	- pF
				$V_{DD_HV_IO}$ = 3.0 V	_	—	39	
I _{LVDS_TX}	СС	С	Transmitter DC current consumption	Enabled	_	_	5.0	mA
I _{PIN_TX}	сс	D	Transmitter DC current sourced through output pin	_	1.5	_	4.0	mA

1. This table is applicable to MSC/DSPI LVDS pads used in MSC configuration (SIUL2_MSCR_IO_n.ODC=100).

2. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in *Figure 12*.

3. All MSC and DSPI LVDS pad electrical characteristics are valid from -40 °C to 165 °C.

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 12.

5. Valid for maximum external load C_L.

6. The transition time is measured from 10% to 90% of the voltage transition from - $|\Delta VOD|(min)$  to + $|\Delta VOD|(min)$ .

Symbol		с	Parameter	Conditions	Value			11
					Min	Тур	Max	- Unit
f _{DATA}	SR	D	Data rate	—	_		320	Mbps
V _{OS}	CC	Ρ	Common mode voltage	—	1.08	_	1.32	V
$ \Delta_{VOD} $	сс	Ρ	Differential output voltage swing (terminated) ^{(4),(5)}	_	120	_	400	mV
t _{TR}	сс	т	Rise time from - ∆VOD(min)  to + ∆VOD(min) . Fall time from + ∆VOD(min)  to - ∆VOD(min)  ⁽⁶⁾	_	0.26	_	1.4	ns
CL	SR	D	External lumped differential load capacitance ⁽⁴⁾	$V_{DD_HV_IO}$ = 4.5 V	_	—	12.0	pF
				$V_{DD_HV_IO}$ = 3.0 V	—	—	8.5	
I _{LVDS_TX}	СС	С	Transmitter DC current consumption	Enabled	_	—	5.0	mA
I _{PIN_TX}	сс	D	Transmitter DC current sourced through output pin	_	1.5		4.0	mA

### Table 35. MSC LVDS transmitter electrical characteristics for LFAST pads. ^{(1),(2),(3)}

1. This table is applicable to LFAST LVDS pads used in MSC configuration (SIUL2_MSCR_IO_n.ODC=100).

2. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in *Figure 12*.



#### SPC58EEx, SPC58NEx

- 3. All MSC and DSPI LVDS pad electrical characteristics are valid from -40 °C to 165 °C.
- Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 12.
- 5. Valid for maximum external load  $C_L$ .
- 6. The transition time is measured from 10% to 90% of the voltage transition from  $-|\Delta VOD|(min)$  to  $+|\Delta VOD|(min)$ .




Figure 12. LVDS pad external load diagram

## 3.14.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

Symbol C		C	Parameter	Conditions		Unit		
		U	Farameter	Conditions	Min	Тур	Max	Unit
f _{RF_REF}	SR	D	PLL reference clock frequency (CLKIN)	—	10 ⁽²⁾	—	30	MHz
ERR _{REF}	CC	D	PLL reference clock frequency error	—	-1	_	1	%

Table 36. LFAST PLL electrical characteristics⁽¹⁾



Table 30. ELAST I EL electrical characteristics (continued)									
Symbol		с	Parameter	Conditions			Unit		
Symbo	,	C		Conditions	Min	Тур	Max	Unit	
DC _{REF}	CC	D	PLL reference clock duty cycle (CLKIN)	—	30	—	70	%	
PN	сс	D	Integrated phase noise (single side band)	f _{RF_REF} = 20 MHz	_	_	-58	dBc	
f _{VCO}	CC	Ρ	PLL VCO frequency	—	312	_	320 ⁽³⁾	MHz	
t _{LOCK}	СС	D	PLL phase lock	—	—		150 ⁽⁴⁾	μs	
∆PER _{REF}	Т		Input reference clock jitter (peak to peak)	Single period, f _{RF_REF} = 20 MHz	_		350	ps	
∆PER _{REF} SR	JOR	Т	input reference clock jitter (peak to peak) -	Long term, f _{RF_REF} = 20 MHz	-500	_	500	ps	
$\Delta PER_EYE$	CC	Т	Output Eye Jitter (peak to peak) ⁽⁵⁾	—	_	—	400	ps	

 Table 36. LFAST PLL electrical characteristics⁽¹⁾ (continued)

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.

2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.

3. The 320 MHz frequency is achieved with a 20 MHz reference clock.

4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device (to set the PLL enable bit).

5. Measured at the transmitter output across a 100  $\Omega$  termination resistor on a device evaluation board. See *Figure 12*.



## 3.15 Aurora LVDS electrical characteristics

The following table describes the Aurora LVDS electrical characteristics.

Note: The Aurora interface is AC coupled, so there is no common-mode voltage specification

Symbol		~	C Parameter	Conditions	Value			Unit
Бушрої		C	Parameter	Conditions	Min	Тур	Max	Unit
			Transmit	ter				
F _{TX}	СС	D	Transmit Data Rate	—	—	_	1.25	Gbps
ΔV _{OD_LVDS}	сс	т	Differential output voltage swing (terminated) ⁽³⁾	_	±400	±600	±800	mV
t _{TR_LVDS}	СС	Т	Rise/Fall time (10%–90% of swing)	_	60	_	_	ps
R _{V_L_Tx}	SR	D	Differential Terminating resistance	—	81	100	120	W
T _{Loss}	сс	D	Transmission Line Loss due to loading effects	_	_	_	6 ⁽⁴⁾	dB
	I.		Transmission line character	eristics (PCB track)				r
L _{LINE}	SR	D	Transmission line length	_	—	_	20	cm
Z _{LINE}	SR	D	Transmission line characteristic impedance	_	45	50	55	W
C _{AC_CLK}	SR	D	Clock Receive Pin External AC Coupling Capacitance	Values are nominal, valid for +/-50% tolerance	100		270	pF
C _{AC_TX}	SR	D	Transmit Lane External AC Coupling Capacitance	Values are nominal, valid for +/-50% tolerance	250		2000	pF
			Receive	er				
F _{RX}	сс	D	Receive Clock Rate	T _J = 150 °C	_	_	1.25	Gbps
' RX	00	D		T _J = 165 °C	_	_	1	Gubs
$ \Delta V_{l_L} $	SR	Т	Differential input voltage (peak to peak)	_	200	_	1000	mV
R _{V_L_Rx}	СС	D	Differential Terminating resistance	_	81	100	120	W

## Table 37. Aurora LVDS electrical characteristics^{(1),(2)}

1. All Aurora electrical characteristics are valid from -40 °C to 150 °C, except where noted.

2. All specifications valid for maximum transmit data rate  $F_{TX}$ .

3. The minimum value of 400 mV is only valid for differential terminating resistance ( $R_{V_L}$ ) = 99 ohm to 101 ohm. The differential output voltage swing tracks with the value of  $R_{V_L}$ .

4. Transmission line loss maximum value is specified for the maximum drive level of the Aurora transmit pad.



## 3.16 **Power management**

The power management module monitors the different power supplies as well as it generates the required internal supplies. The device can operate in the following configurations:

Device	External regulator ⁽¹⁾			Internal linear regulator internal ballast	Auxiliary regulator ⁽³⁾	Clamp regulator ⁽³⁾	Internal standby regulator ⁽⁴⁾	
SPC58NE84E7	Х	Х	—	—	—	—	—	
SPC58NE84C3	Х	—	Х	—	Х	Х	Х	
SPC58NE84H0	Х	Х	Х	—	Х	Х	Х	

1. The application can select between the internal or external regulator mode, by controlling the EXTREG_SEL pin of the device. If EXTREG_SEL is connected to VDD_HV_IO_MAIN, the external regulator mode is selected.

2. Parts with SMPS enabled can only be used in this mode and EXTREG_SEL has to be set to  $V_{SS}$ .

3. In external regulator mode, the auxiliary and clamp regulators can be optionally enabled, to support the compensation of overshoots and undershoots in the supply. In internal regulator mode, the auxiliary and clamp regulators are always active. In SMPS regulator mode, the auxiliary and clamp regulators cannot be enabled. In parts packaged with LQFP176, the auxiliary and clamp regulators cannot be enabled.

4. Standby regulator is automatically activated when the device enters standby mode. Standby mode is not supported if the device operates in External regulator mode or SMPS regulator mode. Emulation Device calibration and trace features are not supported in standby mode.

### 3.16.1 **Power management integration**


Use the integration schemes provided below to ensure the proper device function, according to the selected regulator configuration.

The internal regulators are supplied by  $V_{DD_HV_IO_MAIN}$  supply and are used to generate  $V_{DD_LV}$  supply.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.

It is recommended to use the internal regulators only to supply the device itself.










Figure 14. Internal regulator with external ballast mode






Figure 15. SMPS Regulator Mode

*Note:* Refer to the device pinout IO definition excel file for the list of available PMU control pins for each device and package.



Т




Figure 16. Standby regulator with external ballast mode

Table 39.	External	compone	nts integration

Symbol		с	Parameter	Conditions ⁽¹⁾			Unit	
		C	Faiameter	Conditions	Min	Тур	Max	Unit
Common Components								
C _E	SR	D	Internal voltage regulator stability external capacitance. ^{(2) (3)}		_	2×2.2		μF
R _E	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	_	_	50	mΩ
C _{LVn}	SR	D	Internal voltage regulator decoupling external capacitance ^{(2) (4) (5)}	Each V _{DD_LV} /V _{SS} pair	_	47	_	nF
R _{LVn}	SR	D	Stability capacitor equivalent serial resistance	_		_	50	mΩ
C _{BV}	SR	D	Bulk capacitance for HV supply ⁽²⁾	on one V _{DD_HV_IO_MAIN} / V _{SS} pair		4.7		μF

DS11646 Rev 4

57

Symbol		(	Downwoter	Conditions ⁽¹⁾		Value		Unit
Зутво	1	С	Parameter	Conditions	Min	Тур	Мах	Unit
C _{HVn}	SR	D	Decoupling capacitance for ballast and IOs ⁽²⁾	on all $V_{DD_HV_IO}\!/V_{SS}$ and $V_{DD_HV_ADR}\!/V_{SS}$ pairs	_	100	_	nF
C _{FLA}	SR	D	Decoupling capacitance for Flash supply ⁽⁶⁾	_	_	10	_	nF
C _{ADC}	SR	D	ADC supply external capacitance ⁽²⁾	V _{DD_HV_ADV/} V _{SS_HV_ADV} pair.	_	2.2	_	μF
			Internal Linear Regulator	with External Ballast Mod	e	•	•	
Q _{EXT}	SR	D	Recommended external NPN transistors	NJD2873T4, BCP68				
V _Q	SR	D	External NPN transistor collector voltage	—	2.0	_	V _{DD} HV_IO _MAIN	V
C _B	SR	D	Internal voltage regulator stability external capacitance on ballast base ^{(4) (7)}	—	_	2.2	_	μF
R _B	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track		_	50	mΩ
			SMPS Reg	ulator Mode				
Common C	onfig	urat	tion ⁽⁸⁾					
PMOS	SR	D	Recommended PMOS transistor for SMPS mode	PMPB100XPEA				
NMOS	SR	D	Recommended NMOS transistor for SMPS mode	PMPB55XNEA				
C _{S2}	SR	D	SMPS External capacitance on HV supply ⁽²⁾	_	-50%	47 ⁽⁹⁾	+35%	μF
Option A								
C _{S1_A}	SR	D	SMPS External capacitance on LV supply ⁽²⁾	_	-50%	2×10	+35%	μF
$L_{S_A}$	SR	D	SMPS External inductance	_	-30%	10	+30%	μH
Option B								
C _{S1_B}	SR	D	SMPS External capacitance on LV supply ⁽¹⁰⁾	_	-35%	3×10	+35%	μF
L _{S_B}	SR	D	SMPS External inductance	_	-30%	4.7	+30%	μH

Table 39. External components integration (continued	Table 39.	External	components	integration	(continued
------------------------------------------------------	-----------	----------	------------	-------------	------------

2. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.

3. CE capacitance is required both in internal and external regulator mode.

4. For noise filtering, add a high frequency bypass capacitance of 10 nF.

5. For BGA and KGD applications it is recommended to implement at least 5  $\mathrm{C}_{\mathrm{LV}}$  capacitances.

6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.



#### **Electrical characteristics**

- 7. CB capacitance is required if only the external ballast is implemented.
- 8. The application has to implement one of the two recommended combinations of external components for the SMPS regulator: PMOS, NMOS and CS2 (common), plus CS1_A and LS_A (option A), or PMOS, NMOS and CS2 (common), plus CS1_B and LS_B (option B).

- 9. The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a different number, based on the external regulator and emc requirements.
- 10. Recommended X7R or X5R ceramic -35% / +35% variation across process, temperature, voltage and after aging.



## 3.16.2 Voltage regulators

Symbol		с	Parameter	Conditions			Unit	
Symbol		J	Faiameter	Conditions	Min	Тур	Max	Unit
N .	сс	Ρ	Main regulator output voltage	Power-up, before trimming, no load	1.12	1.20	1.28	v
V _{MREG}	сс	C P		After trimming, maximum load	1.08	1.18	1.23	V
IDD _{MREG}	сс	т	Main regulator current provided to $V_{DD_LV}$ domain The maximum current required by the device ( $I_{DD_LV}$ ) may exceed the maximum current which can be provided by the internal linear regulator. In this case, the internal regulator mode cannot be used.	_			700	mA
IDD _{CLAMP}	сс	D	Main regulator rush current sinked from V _{DD_HV_IO_MAIN} domain during V _{DD_LV} domain loading	Power-up condition	_	_	400	mA
∆IDD _{MREG} (1)	сс	Т	Main regulator output current variation	20 µs observation window	-200	_	200	mA
	сс	D	Main regulator current	I _{MREG} = max	_	—	22	mA
IMREGINT		D	consumption	I _{MREG} = 0 mA	_	_	_	ША

#### Table 40. Linear regulator specifications

Internal schemes must be used by the application (for example: frequency ramping feature enabled) to ensure that
incremental demands are made on the external power supply within the maximum value. Mbist/Lbist must be configured to
avoid exceeding the maximum value.

Table 41.	Auxiliary	regulator	specifications
-----------	-----------	-----------	----------------

Symbol		с	Parameter	Conditions		Unit		
Symbol		C		Conditions	Min	Тур	Max	Unit
V	сс	Ρ	Aux regulator output voltage	After trimming, internal regulator mode	1.08	1.18	1.21	v
VAUX	V _{AUX} CC F	Ρ	A	After trimming, external regulator mode	1.03	1.12	1.16	
IDD _{AUX}	сс	Т	Aux regulator current provided to $V_{DD_LV}$ domain	—	_		250	mA
∆IDD _{AUX}	сс	т	Aux regulator current variation	20 µs observation window	—100	_	100	mA
			Aux regulator current	I _{MREG} = max	_	_	1.1	mA
I _{AUXINT} CC		D	consumption	I _{MREG} = 0 mA	_	_	1.1	



#### **Electrical characteristics**

Symbol		с	Parameter	Conditions			Unit	
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
N	сс	Ρ		After trimming, internal regulator mode	1.17	1.21	1.32	v
V _{CLAMP}	сс	Ρ	Clamp regulator output voltage	After trimming, external regulator mode	1.24	1.28	1.39	v
$\Delta \text{IDD}_{\text{CLAMP}}$	сс	Т	Clamp regulator current variation	20 µs observation window	—100	_	100	mA
ICLAMPINT	сс	D	Clamp regulator current consumption	I _{MREG} = 0 mA			0.7	mA

## Table 42. Clamp regulator specifications

#### Table 43. Standby regulator specifications

Symbol		с	Parameter	Conditions		Unit		
Symbol		)	Falance	Conditions	Min	Тур	Max	Unit
V _{SBY}	сс	Ρ	Standby regulator output voltage	After trimming, maximum load	1.02	1.06	1.26	V
IDD _{SBY}	сс	Т	Standby regulator current provided to V _{DD_LV} domain	_			50	mA

#### Table 44. SMPS Regulator specifications

Symbol		с	Parameter	Conditions		Value		
Symbol		C	Falanielei	Conditions	Min Typ Max		Unit	
V _{DD_HV_IO}	SR	Ρ	SMPS Regulator Supply Voltage ⁽¹⁾	—	4.5	_	5.5	V
V _{SMPS}	СС	Ρ	SMPS regulator output voltage	After trimming, max load	1.14	1.20	1.26	V
δV _{SMPS}	сс	Т	SMPS regulator output voltage tolerance	after trimming, < 20 µs observation window	-5%	_	+5%	—
F _{SMPS}	сс	Т	SMPS regulator switching frequency	_	-5%	727	+5%	kHz
IDD _{SMPS}	сс	Т	SMPS regulator current provided to $V_{DD_LV}$ domain	_	_	_	1000	mA
IDD _{CLAMP}	сс	D	SMPS regulator rush current sinked from VDD_HV_IO_MAIN domain during VDD_LV domain loading	Power-up condition	_	_	400	mA
$\Delta IDD_{SMPS}$ (2)	СС	Т	SMPS regulator current variation	20 µs observation window	-200	_	200	mA

1. SMPS regulator is functional in the range 2.85 V <  $V_{DD_HV_IO}$  < 4.5 V, but at a reduced efficiency.

Internal schemes must be used by the application (eg frequency ramping feature enable) to ensure that incremental
demands are made on the external power supply within the maximum value. Mbist/Lbist must be configured to avoid
exceeding the maximum value.



## 3.16.3 Voltage monitors

The monitors and their associated levels for the device are given in Table 45. Figure 17 illustrates the workings of voltage monitoring threshold.






Table 45. Voltage monitor electrical characteristics
------------------------------------------------------

Symbol	mbol C Supply/Parameter ⁽¹⁾		Conditions		Unit				
Symbol		C	Supply/Farameter	Conditions	Min	Тур	Max	onit	
			PowerOn Reset	t HV					
V _{POR200_C}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	1.80	2.18	2.40	V	
			Minimum Voltage Det	ectors HV					
V _{MVD270_C}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	2.71	2.76	2.80	V	
V _{MVD270_F}	CC	Ρ	V _{DD_HV_FLA}	—	2.71	2.76	2.80	V	
V _{MVD270_SBY}	CC	Ρ	$V_{DD_HV_IO_MAIN}$ (in Standby)	—	2.71	2.76	2.80	V	
			Low Voltage Detec	tors HV					
V _{LVD290_C}	CC	Ρ	V _{DD_HV_IO_MAIN}		2.89	2.94	2.99	V	



	Symbol C Supply/Parameter ⁽¹⁾					Value ⁽²⁾		Unit
Symbol		С	Supply/Parameter("	Conditions	Min	Тур	Мах	Unit
V _{LVD290_F}	CC	Ρ	V _{DD_HV_FLA}		2.89	2.94	2.99	V
V _{LVD290_AD}	CC	Ρ	V _{DD_HV_ADV} (ADCSD pad)	_	2.89	2.94	2.99	V
V _{LVD290_AS}	CC	Ρ	V _{DD_HV_ADV} (ADCSAR pad)		2.89	2.94	2.99	V
V _{LVD290_IJ}	СС	Ρ	V _{DD_HV_IO_JTAG}	_	2.89	2.94	2.99	V
V _{LVD290_IF}	CC	Ρ	V _{DD_HV_IO_FLEX}	_	2.89	2.94	2.99	V
V _{LVD400_AD}	CC	Ρ	V _{DD_HV_ADV} (ADCSD pad)	—	4.15	4.23	4.31	V
V _{LVD400_AS}	CC	Ρ	V _{DD_HV_ADV} (ADCSAR pad)	_	4.15	4.23	4.31	V
V _{LVD400_IM}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	4.15	4.23	4.31	V
V _{LVD400_IJ}	СС	Ρ	V _{DD_HV_IO_JTAG}		4.15	4.23	4.31	V
V _{LVD400_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}		4.15	4.23	4.31	V
	•		High Voltage Detec	tors HV	•			
V _{HVD400_C}	CC	Ρ	V _{DD_HV_IO_MAIN}		3.68	3.75	3.82	V
V _{HVD400_IJ}	СС	Ρ	V _{DD_HV_IO_JTAG}		3.68	3.75	3.82	V
V _{HVD400_IF}	CC	Ρ	V _{DD_HV_IO_FLEX}		3.68	3.75	3.82	V
			Upper Voltage Dete	ctors HV				
V _{UVD600_C}	CC	Ρ	V _{DD_HV_IO_MAIN}		5.72	5.82	5.92	V
V _{UVD600_F}	CC	Ρ	V _{DD_HV_FLA}		5.72	5.82	5.92	V
V _{UVD600_IJ}	CC	Ρ	V _{DD_HV_IO_JTAG}		5.72	5.82	5.92	V
V _{UVD600_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}		5.72	5.82	5.92	V
	- <b>-</b>		PowerOn Rese	t LV		•		
V _{POR031_C}	CC	Ρ	V _{DD_LV}		0.29	0.60	0.97	V
			Minimum Voltage Det	tectors LV				1
V _{MVD082_C}	CC	Ρ	V _{DD_LV}	_	0.85	0.88	0.91	V
V _{MVD082_B}	CC	Ρ	V _{DD_LV_BD}	—	0.85	0.88	0.91	V
V _{MVD094_C}	CC		V _{DD_LV}	_	0.98	1.00	1.02	V
V _{MVD094_FA}	CC	Ρ	V _{DD_LV} (Flash)		1.00	1.02	1.04	V
V _{MVD094_FB}	CC	Ρ	V _{DD_LV} (Flash)		1.00	1.02	1.04	V
	•		Low Voltage Detec	tors LV		•	•	
V _{LVD100_C}	CC	Ρ	V _{DD_LV}		1.06	1.08	1.11	V
V _{LVD100_SB}	CC	Ρ	V _{DD_LV} (In Standby)	—	0.99	1.01	1.03	V
V _{LVD100_F}	СС	Ρ	V _{DD_LV} (Flash)	—	1.08	1.10	1.12	V
		L	High Voltage Detec	ctors LV	•			
V _{HVD134_C}	CC	Ρ	V _{DD_LV}		1.28	1.31	1.33	V

Table 45. Voltage monitor electrical characteristics (continued)



Symbol	Symbol C Supply/Parameter ⁽¹⁾		Conditions		Unit				
Symbol		C	Supply/Parameter /	Conditions	Min	Тур	Max	Unit	
			Upper Voltage Dete	ctors LV					
V _{UVD140_C}	СС	Ρ	V _{DD_LV}	—	1.34	1.37	1.39	V	
V _{UVD140_F}	СС	Ρ	V _{DD_LV} (Flash)	—	1.34	1.37	1.39	V	
			Common						
T _{VMFILTER}	СС	D	Voltage monitor filter ⁽³⁾	—	5	—	25	μs	

#### Table 45. Voltage monitor electrical characteristics (continued)

 Even if LVD/HVD monitor reaction is configurable, the application ensures that the device remains in the operative condition range, and the internal LVDx monitors are disabled by the application. Then an external voltage monitor with minimum threshold of VDD_LV(min) = 1.08 V measured at the device pad, has to be implemented. For HVDx, if the application disables them, then they need to grant that VDD_LV and VDD_HV voltage levels stay withing the limitations provided in Section 3.2: Absolute maximum ratings.

2. The values reported are Trimmed values, where applicable.

 See Figure 17. Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and will be delayed by T_{VMFILTER} time. Transitions between minimum and maximum can be filtered or not filtered, according to temperature, process and voltage variations.



# 3.17 Flash memory

The following table shows the Wait State configuration.

APC	RWSC	Frequency range (MHz)
	0	f <u>&lt;</u> 30
	1	f <u>&lt;</u> 60
000 ⁽¹⁾	2	f <u>&lt;</u> 90
000(*)	3	f <u>≤</u> 120
	4	f <u>&lt;</u> 150
	5	f <u>&lt;</u> 180
	0	f <u>≤</u> 30
	1	f <u>≤</u> 60
100 ⁽²⁾	2	f <u>≤</u> 90
100(*)	3	f <u>≤</u> 120
	4	f <u>&lt;</u> 150
	5	f <u>≤</u> 180
	2	55 <f<u>&lt;80</f<u>
001 ⁽³⁾	3	55 <f<u>&lt;120</f<u>
UU I Y	4	55 <f<u>&lt;160</f<u>
	5	55 <f<u>&lt;180</f<u>

Table 46. Wait State configuration

1. STD pipelined, no address anticipation.

2. No pipeline (STD + 1 Tck).

3. Pipeline with 1 Tck address anticipation.

The following table shows the Program/Erase Characteristics.

Table 47. Flash memory program	n and erase specifications
--------------------------------	----------------------------

		Value									
Symbol	Characteristics ⁽¹⁾⁽²⁾	- (3)	(3)	Initial max			Typical	Lifetime max ⁽⁵⁾			Unit
		Тур ⁽³⁾	С	25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u>&lt;</u> 250 K cycles	С	
t _{dwprogram}	Double Word (64 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	55	с	130	_	_	140	6	50	с	μs
t _{pprogram}	Page (256 bits) program time	76	С	240	—	—	255	1(	000	С	μs



						Val	ue				
Symbol	Characteristics ⁽¹⁾⁽²⁾	(2)		Init	ial max		Typical	-	etime ax ⁽⁵⁾		Unit
		Тур ⁽³⁾	С	25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u>&lt;</u> 250 K cycles	С	
t _{pprogrameep}	Page (256 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	90	с	300	_	_	315	1:	300	с	μs
t _{qprogram}	Quad Page (1024 bits) program time	220	с	840	1200	Ρ	850	20	000	с	μs
t _{qprogrameep}	Quad Page (1024 bits) program time EEPROM (partitions 2, 3, 4) [KGD]	306	с	1200	1800	Ρ	1270	20	600	с	μs
t _{16kpperase}	16 KB block pre-program and erase time	190	с	450	500	Р	250	1000	_	с	ms
t _{32kpperase}	32 KB block pre-program and erase time	250	С	520	600	Ρ	310	1200	_	С	ms
t _{64kpperase}	64 KB block pre-program and erase time	360	с	700	750	Р	420	1600		с	ms
t _{128kpperase}	128 KB block pre-program and erase time	600	с	1300	1600	Р	800	4000		с	ms
t _{256kpperase}	256 KB block pre-program and erase time	1050	с	1800	2400	Р	1600	4000		с	ms
t _{16kprogram}	16 KB block program time	25	С	45	50	Ρ	40	1000	_	С	ms
t _{32kprogram}	32 KB block program time	50	С	90	100	Ρ	75	1200		С	ms
t _{64kprogram}	64 KB block program time	102	С	175	200	Ρ	150	1600	_	С	ms
t _{128kprogram}	128 KB block program time	205	С	350	430	Ρ	300	2000	_	С	ms
t _{256kprogram}	256 KB block program time	410	С	700	850	Ρ	590	4000	—	С	ms
t _{64kprogrameep}	Program 64 KB EEPROM (partition 2,3) [KGD]	120	с	200	300	Ρ	330	22	275	с	ms
t _{64keraseeep}	Erase 64 KB EEPROM (partition 2,3) [KGD]	530	с	910	1150	Ρ	1040	47	700	С	ms
t _{16kprogrameep}	Program 16 KB EEPROM (partition 4) [KGD]	30	с	52	75	Р	84	22	275	с	ms
t _{16keraseeep}	Erase 16 KB EEPROM (partition 4) [KGD]	225	с	645	715	Р	520	47	700	с	ms
t _{prr}	Program rate ⁽⁸⁾	1.7	С	2.8	3.40	С	2.4	-	_	С	s/MB
t _{err}	Erase rate ⁽⁸⁾	4.8	С	7.2	9.6	С	6.4	-		С	s/MB
t _{prfm}	Program rate Factory Mode ⁽⁸⁾	1.12	с	1.4	1.6	С	_	-	_	с	s/MB

Table 47. Flash memory program and erase specifications
---------------------------------------------------------



		Value									
Symbol	Characteristics ⁽¹⁾⁽²⁾		o ⁽³⁾ C	Init	Initial max				etime ax ⁽⁵⁾		Unit
		Тур ⁽³⁾		25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u>&lt;</u> 250 K cycles	С	
t _{erfm}	Erase rate Factory Mode ⁽⁸⁾	4.0	С	5.2	5.8	С	—			С	s/MB
t _{ffprogram}	Full flash programming time ⁽⁹⁾	12.0	С	17.8	22.0	Ρ	15.4	_			s
t _{fferase}	Full flash erasing time ⁽⁹⁾	25.0	С	40.0	50.0	Ρ	40.0	_	—	С	s
t _{ESRT}	Erase suspend request rate ⁽¹⁰⁾	200	Т	_	_	_	_				μs
t _{PSRT}	Program suspend request rate ⁽¹⁰⁾	30	Т	_	_	_	_				μs
t _{AMRT}	Array Integrity Check - Margin Read suspend request rate	15	т	_	_	_	_				μs
t _{PSUS}	Program suspend latency ⁽¹¹⁾	_		_	_	—	_		12	Т	μs
t _{ESUS}	Erase suspend latency ⁽¹¹⁾	_		_		_	_	:	22	Т	μs
t _{AIC0S}	Array Integrity Check (6.0 MB, sequential) ⁽¹²⁾	40	Т	_	_	_	_	_	_		ms
t _{AIC256KS}	Array Integrity Check (256 KB, sequential) ⁽¹²⁾	1.5	т	_	_	_	_	_	_	_	ms
t _{AIC0P}	Array Integrity Check (6.0 MB, proprietary) ⁽¹²⁾	4.0	т	_	_	_	_	_	_	_	S
t _{MR0S}	Margin Read (6.0 MB, sequential) ⁽¹²⁾	120	Т			_					ms
t _{MR256KS}	Margin Read (256 KB, sequential) ⁽¹²⁾	4.0	Т	_	_	_	_	_	_	_	ms

Table 47. Flash memory program	and erase specifications
--------------------------------	--------------------------

1. Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.

2. Actual hardware operation times; this does not include software overhead.

3. Typical program and erase times assume nominal supply values and operation at 25 °C.

 Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.

5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.

 Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (± 5%) supply voltages.

 Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature and nominal (± 5%) supply voltages.

8. Rate computed based on 256 KB sectors.

9. Only code sectors, not including EEPROM.

10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.



- 11. Timings guaranteed by design.
- 12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Symbol	Characteristics ^{(1) (2)}		Va	alue		Unit
Symbol	Characteristics	Min	С	Тур	С	Unit
N _{CER16K}	16 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER32K}	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER64K}	64 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER128K}	128 KB CODE Flash endurance	1	—	100	—	Kcycles
N	256 KB CODE Flash endurance	1	—	100	—	Kcycles
N _{CER256K}	256 KB CODE Flash endurance ⁽³⁾	10	—	100	—	Kcycles
N _{DER64K}	64 KB DATA EEPROM Flash endurance	250	—	_	—	Kcycles
N _{DER16K}	16 KB HSM DATA EEPROM Flash endurance	100	—	_	—	Kcycles
t _{DR1k}	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	_	_	_	Years
t _{DR10k}	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	20	_	_	_	Years
t _{DR100k}	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	_	_	_	Years
t _{DR250k}	Minimum data retention Blocks with 100,001 - 250,000 P/E cycles	10	_	_	_	Years

#### Table 48. Flash memory Life Specification

1. Program and erase cycles supported across specified temperature specifications.

2. It is recommended that the application enables the core cache memory.

3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time are possible.



# 3.18 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

## 3.18.1 Debug and calibration interface timing

## 3.18.1.1 JTAG interface timing

#	Symbol		с	Characteristic	Value	<b>,</b> (1),(2)	Unit
#	Symbol		C	Characteristic	Min	Max	Unit
1	t _{JCYC}	СС	D	TCK cycle time	100	—	ns
2	t _{JDC}	СС	Т	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	СС	D	TCK rise and fall times (40%–70%)	—	3	ns
4	t _{TMSS,} t _{TDIS}	СС	D	TMS, TDI data setup time	5	—	ns
5	t _{TMSH,} t _{TDIH}	СС	D	TMS, TDI data hold time	5	—	ns
6	t _{TDOV}	СС	D	TCK low to TDO data valid	—	15 ⁽³⁾	ns
7	t _{TDOI}	СС	D	TCK low to TDO data invalid	0	—	ns
8	t _{TDOHZ}	СС	D	TCK low to TDO high impedance	—	15	ns
9	t _{JCMPPW}	СС	D	JCOMP assertion time	100	—	ns
10	t _{JCMPS}	СС	D	JCOMP setup time to TCK low	40	—	ns
11	t _{BSDV}	СС	D	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t _{BSDVZ}	СС	D	TCK falling edge to output valid out of high impedance	—	600	ns
13	t _{BSDHZ}	СС	D	TCK falling edge to output high impedance	—	600	ns
14	t _{BSDST}	СС	D	Boundary scan input valid to TCK rising edge	15	—	ns
15	t _{BSDHT}	СС	D	TCK rising edge to boundary scan input invalid	15	_	ns

#### Table 49. JTAG pin AC electrical characteristics


1. These specifications apply to JTAG boundary scan only. See Table 50 for functional specifications.

2. JTAG timing specified at V_{DD_HV_IO_JTAG} = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.


3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.





### Figure 19. JTAG test access port timing









Figure 21. JTAG boundary scan timing



94/154 DS11646 Rev 4



#### 3.18.1.2 Nexus interface timing

#	# Symbo		с	Characteristic	Valu	le ⁽¹⁾	Unit
"	Symbo	,	C	Characteristic	Min	Max	onit
7	t _{EVTIPW}	CC	D	EVTI pulse width	4	—	t _{CYC} ⁽²⁾
8	t _{EVTOPW}	СС	D	EVTO pulse width	40	—	ns
		TCK cycle time		2 ^{(3),(4)}	_	t _{CYC} ⁽²⁾	
9	9 t _{TCYC} CC		D	Absolute minimum TCK cycle time ⁽⁵⁾ (TDO sampled on posedge of TCK)	60 ⁽⁶⁾		
				Absolute minimum TCK cycle time ⁽⁷⁾ (TDO sampled on negedge of TCK)			ns
11	t _{NTDIS}	СС	D	TDI data setup time	5	—	ns
12	t _{NTDIH}	СС	D	TDI data hold time	5	—	ns
13	t _{NTMSS}	CC	D	TMS data setup time	5	_	ns
14	t _{NTMSH}	CC	D	TMS data hold time	5	_	ns
15	—	СС	D	DO propagation delay from falling edge of TCK ⁽⁸⁾		25	ns
16	_	сс	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25		ns

#### Table 50. Nexus debug port timing

Nexus timing specified at V_{DD_HV_IO_JTAG} = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.

- 2.  $t_{CYC}$  is system clock period.
- 3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.
- 4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- 5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.
- This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
- 7. This value is TDO propagation time 16 ns + 4 ns setup time to sampling edge.
- 8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.







Figure 22. Nexus event trigger and test clock timings

## Figure 23. Nexus TDI, TMS, TDO timing





## 3.18.1.3 Aurora LVDS interface timing

Symbol		с	Parameter		Unit					
Symbol		C	Min		Тур	Max	Unit			
	Data Rate									
— SR		Т	Data rate	—	—	1250	Mbps			
			STARTUP							
t _{STRT_BIAS}	CC	Т	Bias startup time ⁽¹⁾	—	—	5	μs			
t _{STRT_TX}	t _{STRT_TX} CC T Transmitter startup time ⁽²⁾		—	—	5	μs				
t _{STRT_RX}			Receiver startup time ⁽³⁾			4	μs			

#### Table 51. Aurora LVDS interface timing specifications

1. Startup time is defined as the time taken by LVDS current reference block for settling bias current after its pwr_down (power down) has been deasserted. LVDS functionality is guaranteed only after the startup time.

 Startup time is defined as the time taken by LVDS transmitter for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.

3. Startup time is defined as the time taken by LVDS receiver for settling after its pwr_down (power down) has been deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is guaranteed only after the startup time.


## 3.18.1.4 Aurora debug port timing

#### Table 52. Aurora debug port timing

#	Symbol		с	Characteristic		Va	lue	Unit
#	Symbol			Characteristic	Min	Max	Onit	
1	t _{REFCLK}	СС	Т	Reference clock frequency		625	1250	MHz
1a	t _{MCYC}	СС	Т	Reference clock rise/fall time		—	400	ps
2	t _{RCDC}	СС	D	Reference clock duty cycle	45	55	%	
3	J _{RC}	СС	D	Reference clock jitter	—	40	ps	
4	t _{STABILITY}	СС	D	Reference clock stability	50	—	PPM	
5	BER	СС	D	Bit error rate		—	10 ⁻¹²	—
6	J _D	SR	D	Transmit lane deterministic jitter		—	0.17	OUI
7	J _T	SR	D	Transmit lane total jitter		_	0.35	OUI
8	S _O	СС	Т	Differential output skew		_	20	ps
9	S _{MO}	СС	Т	Lane to lane output skew		—	1000	ps
10		сс	D	urora lane unit interval ⁽¹⁾ 625 Mbps		1600	1600	ne
10	10 OUI		D		1.25 Gbps	800	800	ps

1. ± +/-100 PPM





## 3.18.1.5 External interrupt timing (IRQ pin)

#### Table 53. External interrupt timing

Characteristic	Symbol	Min	Мах	Unit
IRQ Pulse Width Low	t _{IPWL}	3	—	t _{cyc}
IRQ Pulse Width High	t _{IPWH}	3	—	t _{cyc}
IRQ Edge to Edge Time ⁽¹⁾	t _{ICYC}	6	—	t _{cyc}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.







Figure 26. External interrupt timing



## 3.18.2 DSPI timing with CMOS and LVDS pads

*Note:* DSPI in TSB mode with LVDS pads can be used to implement Micro Second Channel bus protocol.

DSPI channel frequency support is shown in Table 54.

Timing specifications are shown in the tables below.



	DSPI use mode ⁽¹⁾		Max usable frequency (MHz) ^{(2),(3)}
		DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
	Full duplex – Classic timing (Table 55)	DSPI_8	5
CMOS (Master		DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	17
		DSPI_0, DSPI_3, DSPI_5, DSPI_7	12
mode)	Full duplex – Modified timing (Table 56)	DSPI_8	5
		DSPI_1, DSPI_2, DSPI_4, DSPI_6, DSPI_9	30
	Output only mode (SCK/SOUT/PCS) (Table 55 and Table 56)	_	30
	Output only mode TSB mode (SCK/SOUT/PCS)	—	30
LVDS (Master mode)	Full duplex – Modified timing (Table 57)	—	33
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 58)		40
CMOS (Slave mod	e Full duplex) (Table 60)	_	16

#### Table 54. DSPI channel frequency support

 Each DSPI module can be configured to use different pins for the interface. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the available combinations. It is not possible to reach the maximum performance with every possible combination of pins.

2. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

3. Maximum usable frequency does not take into account external device propagation delay.

## 3.18.2.1 DSPI master mode full duplex timing with CMOS and LVDS pads

#### 3.18.2.1.1 DSPI CMOS master mode – classic timing

Note: In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

# Table 55. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1

#	# Symbol 0	с	ol C	Characteristic	Cond	dition	Value	₉ (1)	Unit	
# Symbol		Characteristic	Pad drive ⁽²⁾	Load (C _L )	Min	Мах	Unit			
	1 t _{SCK} CC I					SCK drive strength				
1		<u> </u>	П	SCK cycle time	Very strong	25 pF	59.0	—		
		00			Strong	50 pF	80.0	—	ns	
						Medium	50 pF	200.0	—	



"	0	1		Ohamadaniatia	Con	dition	Value	ə ⁽¹⁾	11									
#	Syml	100	С	Characteristic	Pad drive ⁽²⁾	Load (C _L )	Min	Max	Unit									
					SCK and PCS	drive strength		1										
					Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_										
2	t _{csc}	сс	D	PCS to SCK delay	Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_										
	-CSC	00			Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_	ns									
				PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 29$	_											
					SCK and PCS	drive strength			•									
		ССІ	сс				Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	—								
3	3 t _{ASC} CC			СС	CC	CC	00	СС	СС	сс	сс		After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	—	
						Medium	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	—	ns								
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_										
					SCK drive strer	igth		I										
4	+	сс	D	SCK duty	Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$										
4	t _{SDC}	00		cycle ⁽⁶⁾	Strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	¹ / ₂ t _{SCK} + 2	ns									
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	$^{1}/_{2}t_{SCK} + 5$										
					PCS str	obe timing												
5	t _{PCSC}	сс	D	PCSx to PCSS	PCS and PCSS	drive strength												
Ŭ	PUSC	00		time ⁽⁷⁾	Strong	25 pF	16.0	—	ns									
6	t _{PASC}	сс	D	PCSS to PCSx	PCS and PCSS	drive strength		1										
	TAGE			time ⁽⁷⁾	Strong	25 pF	16.0	—	ns									
		1	r	1	SIN s	etup time	1											
				SCK drive strer	<u> </u>													
7	t _{SUI}	сс		SIN setup time to $SO(8)$	Very strong	25 pF	25.0	—										
	001	_			Strong	50 pF	31.0	—	ns									
					Medium	50 pF	52.0	—										

## Table 55. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1 (continued)



#### Table 55. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1 (continued)

#	Current		~	Characteristic	Con	dition	Value	ə ⁽¹⁾	11							
#	Syml	501	С	Characteristic	Pad drive ⁽²⁾	Load (C _L )	Min	Max	— Unit							
					SIN h	old time										
					SCK drive stren	igth										
8	+	сс	П	SIN hold time	Very strong	0 pF	-1.0	—								
0	t _{HI}			from SCK ⁽⁸⁾	Strong	0 pF	-1.0	—	ns							
					Medium	0 pF	-1.0	—								
				S	OUT data valid t	ime (after SCK e	edge)									
							D D	C D	C D	D		SOUT and SCK	drive strength			
9	+	сс	сс	SOUT data valid							Very strong	25 pF	—	7.0		
9	t _{suo}					time from SCK ⁽⁹⁾					Strong	50 pF	_	8.0	ns	
								Medium	50 pF	_	16.0					
				S	OUT data hold t	ime (after SCK e	dge)									
					SOUT and SCK	C drive strength										
10	+	<u> </u>	D	SOUT data hold	Very strong	25 pF	-7.7	—								
	0 t _{HO} CC [			time after SCK ⁽⁹⁾	Strong	50 pF	-11.0	—	ns							
					Medium	50 pF	-15.0	—								

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

 N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).

5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

7. PCSx and PCSS using same pad configuration.

8. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.

9. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.








Figure 27. DSPI CMOS master mode — classic timing, CPHA = 0









## Figure 29. DSPI PCS strobe (PCSS) timing (master mode)

#### 3.18.2.1.2 DSPI CMOS master mode — modified timing

*Note:* In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Table 56. DSPI CMOS master modified timing (full duplex and output only)
MTFE = 1. CPHA = 0 or 1

#	Symbol C		_	Characterictic	Condition		Value ⁽¹⁾									
				Characteristic	Pad drive ⁽²⁾	Load (C _L )	Min	Мах	Unit							
					SCK drive stre	ength										
1	+	<u> </u>		SCK cycle time	Very strong	25 pF	33.0	_								
<b>'</b>	t _{SCK}			SCK Cycle line	Strong	50 pF	80.0	—	ns							
					Medium	50 pF	200.0	—								
	tcsc				SCK and PCS strength	S drive										
					Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—								
2		cc	C D	PCS to SCK delay	Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—	ns							
					Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—								
														PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 29$
	t _{ASC}		CC D								SCK and PCS strength	S drive				
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_								
3		сс		After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_								
						Ме	Medium	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_	ns					
						PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_							



			1	IVI	IFE = 1, CPF	IA = 0 or 1 (c	continued)					
#	Symbol		_	Characteristic	Condition		Value ⁽¹⁾					
#			С		Pad drive ⁽²⁾	Load (C _L )	Min	Max	– Unit			
					SCK drive strength							
4		00		SCK duty cycle ⁽⁶⁾	Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$				
4	t _{SDC}	00			Strong	0 pF	¹ / ₂ t _{SCK} – 2	$^{1}/_{2}t_{SCK} + 2$	ns			
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	¹ / ₂ t _{SCK} + 5				
					PCS	strobe timing						
5	t _{PCSC}	сс	D	PCSx to PCSS	PCS and PCS strength	SS drive						
				time ⁽⁷⁾	Strong	25 pF	16.0	_	ns			
6	t _{PASC}	сс	D	PCSS to PCSx time ⁽⁷⁾	PCS and PCS strength	SS drive			·			
				ume ^v	Strong	25 pF	16.0	_	ns			
					SIN	I setup time						
		сс		SIN setup time to SCK CPHA = 0 ⁽⁸⁾	SCK drive str	ength						
					Very strong	25 pF	$25 - (P^{(9)} \times t_{SYS}^{(4)})$	_	ns			
	t _{SUI}				Strong	50 pF	$31 - (P^{(9)} \times t_{SYS}^{(4)})$					
7			П		Medium	50 pF	$52 - (P^{(9)} \times t_{SYS}^{(4)})$					
'	501				SCK drive str	ength						
				SIN setup time to SCK	Very strong	25 pF	25.0		ns			
				CPHA = 1 ⁽⁸⁾	Strong	50 pF	31.0	_				
					Medium	50 pF	52.0	_				
					SI	N hold time						
					SCK drive str	ength						
				SIN hold time from SCK	Very strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$	_	ns			
8			П	CPHA = 0 ⁽⁸⁾	Strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$	_				
	t _{HI}	сс			Medium	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(4)})$					
5	чні І		ſ		SCK drive str	ength						
					Very strong	0 pF	-1.0		ns			
					Strong	0 pF	-1.0	—				
									Medium	0 pF	-1.0	

### Table 56. DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1 (continued)



			1			IA = 0 or 1 (c	,											
#	Symbol C		~	Characteristic	Condition		Value ⁽¹⁾		Unit									
					Pad drive ⁽²⁾	Load (C _L )	Min	Max	Unit									
				S	OUT data vali	d time (after S	CK edge)	·										
					SOUT and SO strength	CK drive												
				SOUT data valid time from SCK	Very strong	25 pF	—	$7.0 + t_{SYS}^{(4)}$										
				CPHA = 0 ⁽¹⁰⁾	Strong	50 pF	—	8.0 + t _{SYS} ⁽⁴⁾	ns									
0	4	<u> </u>			Medium	50 pF	—	$16.0 + t_{SYS}^{(4)}$										
9	t _{SUO}		; D	SOUT data valid time from SCK	SOUT and SO strength	CK drive												
					Very strong	25 pF	—	7.0										
														CPHA = 1 ⁽¹⁰⁾	Strong	50 pF	—	8.0
					Medium	50 pF	—	16.0										
				S	SOUT data hol	d time (after S	CK edge)											
				SOUT data hold	SOUT and SO strength	CK drive												
				time after SCK	Very strong	25 pF	$-7.7 + t_{SYS}^{(4)}$	—										
													CPHA = 0 ⁽¹⁰⁾	Strong	50 pF	–11.0 + t _{SYS} ⁽⁴⁾	—	ns
10	+	сс	П		Medium	50 pF	–15.0 + t _{SYS} ⁽⁴⁾	—										
10	t _{HO}		:		SOUT and SO strength	CK drive												
				SOUT data hold time after SCK	Very strong	25 pF	-7.7	—										
				CPHA = 1 ⁽¹⁰⁾	Strong	50 pF	-11.0	—	ns									
					Medium	50 pF	-15.0	—	]									

#### Table 56. DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1 (continued)

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

- N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. PCSx and PCSS using same pad configuration.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 9. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.






Figure 30. DSPI CMOS master mode — modified timing, CPHA = 0









## Figure 32. DSPI PCS strobe (PCSS) timing (master mode)

## 3.18.2.1.3 DSPI LVDS master mode – modified timing

Table 57. DSPI LVDS master timing — full duplex — modified transfer format
(MTFE = 1), CPHA = 0 or 1

#	Sum	Symbol C		Characteristic	Condition		Value ⁽¹⁾		Unit																			
#	Symbol		د ا		Pad drive	Load	Min	Мах	Jint																			
1	t _{scк}	сс	D	SCK cycle time	LVDS	15 pF to 25 pF differential ⁽²⁾	30.0	—	ns																			
					PCS drive stren	igth																						
				PCS to SCK	Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 10$	_	ns																			
2	t _{CSC}	СС	D	delay (LVDS SCK)	Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 10$	_	ns																			
									Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 32$	_	ns															
	t _{ASC}			After SCK delay (LVDS SCK)	Very strong	PCS = 0 pF SCK = 25 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{8}{8}$		ns																			
3		сс	D		Strong	PCS = 0 pF SCK = 25 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{8}{8}$		ns																			
																		Medium	PCS = 0 pF SCK = 25 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - \frac{8}{8}$	_	ns						
4	t _{SDC}	сс	D	SCK duty cycle ⁽⁶⁾	LVDS	15 pF to 25 pF differential	¹ / ₂ t _{SCK} – 2	¹ / ₂ t _{SCK} +2	ns																			
																							SIN setup time					
				SIN setup time	SCK drive stren	igth																						
7	t _{SUI}	сс	D C		C D		C D	CC D	C D			to SCK CPHA = $0^{(7)}$	LVDS	15 pF to 25 pF differential	$23 - (P^{(8)} \times t_{SYS}^{(4)})$	_	ns											
				SIN setup time	SCK drive stren	igth																						
		t								to SCK CPHA = $1^{(7)}$	LVDS	15 pF to 25 pF differential	23	_	ns													



	Symbol					dition	Valu	e ⁽¹⁾	
#			С	Characteristic	Pad drive	Pad drive Load		Max	Unit
				SIN Hold Time					
				SIN hold time	SCK drive stren	igth			
8	t _{HI}	сс	D	from SCK CPHA = 0 ⁽⁷⁾	LVDS	0 pF differential	$(P^{(8)} \times t_{SYS}^{(4)})$	—	ns
				SIN hold time	SCK drive stren	igth			
				from SCK CPHA = 1 ⁽⁷⁾	LVDS	0 pF differential	-1	—	ns
	t _{suo}			SOUT data valid t	ime (after SCK e	edge)			
				SOUT data valid	SOUT and SCK	C drive strength			
9		сс	D	time from SCK CPHA = $0^{(9)}$	LVDS	15 pF to 25 pF differential	—	$7.0 + t_{SYS}^{(4)}$	ns
				SOUT data valid	SOUT and SCK	C drive strength			
				time from SCK CPHA = $1^{(9)}$	LVDS	15 pF to 25 pF differential	_	7.0	ns
				SOUT data hold t	ime (after SCK e	dge)			
				SOUT data hold	SOUT and SCK	C drive strength			
10	t _{HO}	сс		SOUT data hold time after SCK CPHA = 0 ⁽⁹⁾	me after SCK 15 pF		–7.5 + t _{SYS} ⁽⁴⁾	—	ns
				SOUT data hold	SOUT and SCK	drive strength			
				time after SCK CPHA = $1^{(9)}$	LVDS	15 pF to 25 pF differential	-7.5	_	ns

#### Table 57. DSPI LVDS master timing — full duplex — modified transfer format (MTFE = 1), CPHA = 0 or 1 (continued)

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in *Figure 12*.

- N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. Input timing assumes an input slew rate of 1 ns (10% 90%) and LVDS differential voltage = ±100 mV.
- P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



9. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.





Figure 33. DSPI LVDS master mode — modified timing, CPHA = 0

Figure 34. DSPI LVDS master mode — modified timing, CPHA = 1



DS11646 Rev 4



#### 3.18.2.1.4 DSPI master mode – output only

Note: In the following table:

• All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.

• TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

Table 58. DSPI LVDS master timing – output only – timed serial bus mode
TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock

#	Symbol		с	Characteristic	Cone	dition	Va	Unit	
#			C	Characteristic	Min	Max	Unit		
1	t _{scк}	сс	D	SCK cycle time	LVDS	15 pF to 50 pF differential ⁽¹⁾	25.0	—	ns
				PCS valid after	Very strong	25 pF	_	6.0	ns
2	t _{CSV}	СС	D	SCK ⁽²⁾ (SCK with 50 pF differential load cap.)	Strong	50 pF		10.5	ns
	3 t _{CSH} C			PCS hold after SCK ⁽²⁾	Very strong	0 pF	-4.0		ns
3		СС	D	(SCK with 50 pF differential load cap.)	Strong	0 pF	-4.0	—	ns
4	t _{SDC}	сс	D	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
				SO	UT data valid time	(after SCK edge)			
					SOUT and SCK dr	ive strength			
5	t _{suo}	сс	D	SOUT data valid time from SCK ⁽³⁾	LVDS	15 pF to 50 pF differential		3.5	ns
				SC	OUT data hold time	(after SCK edge)			
					SOUT and SCK dr	ive strength			
6	t _{HO}	сс	D	SOUT data hold time after SCK ⁽³⁾	LVDS	15 pF to 50 pF differential	-3.5	—	ns

1. LVDS differential load considered is the capacitance on each terminal of the differential pair, as shown in Figure 12.

2. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.

 SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Note: In the following table:

- All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.




#	Symbol		0	Characteristic	Con	dition	Valu	e ⁽¹⁾	Unit
#	Sym	IDOI	С	Characteristic	Pad drive ⁽²⁾	Load (C _L )	Min	Мах	Unit
					SCK drive strer	igth			
1	t	~~	П	SCK cycle time	Very strong	25 pF	33.0	—	ns
	t _{SCK}	00			Strong	50 pF	80.0	—	ns
					Medium	50 pF	200.0	—	ns
					SCK and PCS	drive strength			
					Very strong	25 pF	7	—	ns
				(3)	Strong	50 pF	8	_	ns
2	t _{CSV}	СС	D	PCS valid after SCK ⁽³⁾	Medium	50 pF	16	_	ns
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	29	_	ns
					SCK and PCS	drive strength			
				PCS hold after SCK ⁽³⁾	Very strong	PCS = 0 pF SCK = 50 pF	-14	—	ns
3	t _{CSH}	сс	D		Strong	PCS = 0 pF SCK = 50 pF	-14	_	ns
	-Соп				Medium	PCS = 0 pF SCK = 50 pF	-33	_	ns
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	-35	_	ns
					SCK drive strer	ngth			
4	tone	cc		SCK duty cycle ⁽⁴⁾	Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
-	t _{SDC}				Strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	$^{1}/_{2}t_{SCK} + 2$	ns
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	$^{1}/_{2}t_{SCK} + 5$	ns
1				SOUT da	ata valid time (at	fter SCK edge)			


# Table 59. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock

	SOUT data valid time (after SCK edge)												
					SOUT and SCK	SOUT and SCK drive strength							
9	+	сс	П	SOUT data valid time from SCK	Very strong	25 pF	_	7.0	ns				
9	9 t _{SUO}	00		CPHA = $1^{(5)}$	Strong	50 pF	—	8.0	ns				
					Medium	50 pF	—	16.0	ns				
				SOUT da	ata hold time (af	ter SCK edge)							
					SOUT and SCK	C drive strength							
10	tur	сс	П	SOUT data hold time after SCK	Very strong	25 pF	-7.7	_	ns				
10	ťно	00		CPHA = $1^{(5)}$	Strong	50 pF	-11.0		ns				
					Medium	50 pF	-15.0	_	ns				



- 1. All timing values for output signals in this table are measured to 50% of the output voltage.
- 2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 3. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- 4. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 5. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.





#### 3.18.2.2 Slave mode timing

# Table 60. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)

#	Symbol		с	Characteristic	Cond	ition	Min	Мах	Unit	
#	Synn	ymbol		Characteristic	Pad Drive	Load	WIII	WIdx	onit	
1	t _{SCK}	CC	D	SCK Cycle Time ⁽¹⁾	—		62	—	ns	
2	t _{CSC}	SR	D	SS to SCK Delay ⁽¹⁾	—		16	-	ns	
3	t _{ASC}	SR	D	SCK to SS Delay ⁽¹⁾	—		16	_	ns	
4	t _{SDC}	СС	D	SCK Duty Cycle ⁽¹⁾	—		30	_	ns	
			D	Slave Access Time ^{(1) (2) (3)}	Very strong	25 pF	_	50	ns	
5	t _A	CC		(SS active to SOUT driven)	Strong	50 pF	_	50	ns	
					Medium	50 pF	_	60	ns	
				Slave SOUT Disable Time ⁽¹⁾ (2) (3)	Very strong	25 pF	_	5	ns	
6	t _{DIS}	СС	D	(SS inactive to SOUT High-	Strong	50 pF	—	5	ns	
				Z or invalid)	Medium	50 pF	_	10	ns	



				(	64)							
#	Symbol		с	Characteristic	Cond	ition	Min	Мах	Unit			
#	Synn	501	C	Characteristic	Pad Drive	Load	WIII	Wax	Unit			
9	t _{sui}	СС	D	Data Setup Time for Inputs ⁽¹⁾	—	—	10	—	ns			
10	t _{HI}	СС	D	Data Hold Time for Inputs ⁽¹⁾	—	_	10	_	ns			
			_	SOUT Valid Time ^{(1) (2) (3)}	Very strong	25 pF	_	30	ns			
11	t _{SUO}	СС	D	(after SCK edge)	Strong	50 pF	_	30	ns			
					Medium	50 pF	_	50	ns			
						_	SOUT Hold Time ^{(1) (2) (3)}	Very strong	25 pF	2.5	_	ns
12	t _{HO}	СС	D	(after SCK edge)	Strong	50 pF	2.5	—	ns			
					Medium	50 pF	2.5	—	ns			


# Table 60. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1) (continued)

1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.

2. All timing values for output signals in this table, are measured to 50% of the output voltage.

3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

#### Figure 36. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0








Figure 37. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1

# 3.18.3 Ethernet timing

The Ethernet provides both MII and RMII interfaces. The MII and RMII signals can be configured for either CMOS or TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V. Please check the device pinout details to review the packages supporting MII and RMII.

# 3.18.3.1 MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)


The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.


Note: In the following table, all timing specifications are referenced from RX_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Symbol		с	Characteristic	Va	lue	Unit	
Symbol	Symbol		Characteristic	Min	Max	Unit	
M1	CC	D	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	_	ns	
M2	CC	D	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	_	ns	
M3	CC	D	RX_CLK pulse width high	35%	65%	RX_CLK period	
M4	CC	D	RX_CLK pulse width low	35%	65%	RX_CLK period	

#### Table 61. Mll receive signal timing







# 3.18.3.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This option allows the use of non-compliant MII PHYs.

Refer to the SPC58xEx 32-bit Power Architecture microcontroller *reference manual's* Ethernet chapter for details of this option and how to enable it.

Note: In the following table, all timing specifications are referenced from TX_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

Symbol	Symbol		Characteristic	Valu	ıe ⁽¹⁾	Unit	
Symbol			Characteristic	Min	Max		
M5	CC	D	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	_	ns	
M6	CC	D	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns	
M7	CC	D	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	CC	D	TX_CLK pulse width low	35%	65%	TX_CLK period	

#### Table 62. Mll transmit signal timing

1. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value







Figure 39. MII transmit signal timing diagram

# 3.18.3.3 MII async inputs signal timing (CRS and COL)

Symbol	Symbol		Characteristic	Va	ue	Unit	
Symbol		C	Gharacteristic	Min	Мах	onit	
M9	CC	D	CRS, COL minimum pulse width	1.5	_	TX_CLK period	

#### Figure 40. MII async inputs timing diagram





### 3.18.3.4 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.




Figure 41. MII serial management channel timing diagram

# 3.18.3.5 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Symbol	Symbol		Characteristic	Va	ue	Unit	
Symbol		С			Max	Unit	
M10	сс	D	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns	
M11	сс	D	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns	
M12	СС	D	MDIO (input) to MDC rising edge setup	10	_	ns	
M13	СС	D	MDIO (input) to MDC rising edge hold	0	_	ns	
M14	СС	D	MDC pulse width high	40%	60%	MDC period	
M15	СС	D	MDC pulse width low	40%	60%	MDC period	

Table 64. MII serial management channel timing
------------------------------------------------




#### SPC58EEx, SPC58NEx

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Symbol			Characteristic	Va	lue	Unit	
Symbol		С	Characteristic	Min	Max	Unit	
M10	сс	D	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns	
M11	сс	D	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns	
M12	СС	D	MDIO (input) to MDC rising edge setup	10	_	ns	
M13	СС	D	MDIO (input) to MDC rising edge hold	0		ns	
M14	СС	D	MDC pulse width high	40%	60%	MDC period	
M15	СС	D	MDC pulse width low	40%	60%	MDC period	

#### Table 65. RMII serial management channel timing

#### Figure 42. MII serial management channel timing diagram



# 3.18.3.6 RMII receive signal timing (RXD[1:0], CRS_DV)

The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.




Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Symbol		с	Characteristic	Value							
Symbol			Gharacteristic	Min	Max	Unit					
R1	CC	D	RXD[1:0], CRS_DV to REF_CLK setup	4	—	ns					
R2	СС	D	REF_CLK to RXD[1:0], CRS_DV hold	2		ns					
R3	СС	D	REF_CLK pulse width high	35%	65%	REF_CLK period					
R4	CC	D	REF_CLK pulse width low	35%	65%	REF_CLK period					

#### Table 66. RMII receive signal timing

#### Figure 43. RMII receive signal timing diagram



# 3.18.3.7 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.

The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This option allows the use of non-compliant RMII PHYs.


Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

RMII transmit signal valid timing specified is considering the rise/fall time of the ref_clk on the pad as 1ns.



Symbol	Symbol							C		Characteristic	Va	lue	Unit
Symbol			Characteristic	Min	Max	Unit							
R5	CC	D	REF_CLK to TXD[1:0], TX_EN invalid	2	—	ns							
R6	CC	D	REF_CLK to TXD[1:0], TX_EN valid	—	14	ns							
R7	СС	D	REF_CLK pulse width high	35%	65%	REF_CLK period							
R8	СС	D	REF_CLK pulse width low	35%	65%	REF_CLK period							

#### Table 67. RMII transmit signal timing



# 3.18.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals.

These are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.



# 3.18.4.1 TxEN





Table 68. TxEN output characteristics

Symbol		с	Characteristic ⁽¹⁾ ⁽²⁾	Va	lue	Unit
Symbol			Characteristic	Min	Max	Unit
dCCTxEN _{RISE25}	CC	D	Rise time of TxEN signal at CC	—	9	ns
dCCTxEN _{FALL25}	СС	D	Fall time of TxEN signal at CC	-	9	ns
dCCTxEN ₀₁	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns
dCCTxEN ₁₀	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns


1. TxEN pin load maximum 25 pF.


2. Pad configured as VERY STRONG.





### 3.18.4.2 TxD





Note: In the following table, specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.



Symbol		C Characteristic ^{(1),(2)}			Value			
Symbol		0	Characteristic	Min	Max	Unit		
dCCTxAsym	сс	D	Asymmetry of sending CC at 25 pF load (= $dCCTxD_{50\%} - 100 \text{ ns}$ )	-2.45	2.45	ns		
	00	D	Sum of Rise and Fall time of TxD signal at the	—	9 ⁽⁴⁾	20		
dCCTxD _{RISE25} +dCCTxD _{FALL25}		D	output pin ⁽³⁾	—	9 ⁽⁵⁾	ns		
dCCTxD ₀₁	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns		
dCCTxD ₁₀	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	_	25	ns		


#### Table 69. TxD output characteristics

1. TxD pin load maximum 25 pF.

2. Pad configured as VERY STRONG.

3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.

- 4.  $V_{DD_HV_IO}$  = 5.0 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF.
- 5.  $V_{DD_HV_IO}$  = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF.



#### Figure 48. TxD Signal propagation delays

#### 3.18.4.3 RxD

dCCTxD₁₀

* FlexRay Protocol Engine Clock

Symbol	Symbol C Characteristic				Unit
Symbol	C	Characteristic	Min	Мах	Unit
C_CCRxD CC	D	Input capacitance on RxD pin	—	7	pF
uCCLogic_1 CC	D	Threshold for detecting logic high	35	70	%

#### Table 70. RxD input characteristics





dCCTxD₀₁

Symbol		6	Characteristic	Va	lue	Unit			
Symbol		C	Characteristic	Min	Max				
uCCLogic_0	CC	D	Threshold for detecting logic low	30	65	%			
dCCRxD ₀₁	сс	D	Sum of delay from actual input to the D input of the first FF, rising edge	_	10	ns			
dCCRxD ₁₀	сс	D	Sum of delay from actual input to the D input of the first FF, falling edge	_	10	ns			
dCCRxAsymAccept15	сс	D	Acceptance of asymmetry at receiving CC with 15 pF load	-31.5	44	ns			
dCCRxAsymAccept25	СС	D	Acceptance of asymmetry at receiving CC with 25 pF load	-30.5	43	ns			

#### Table 70. RxD input characteristics (continued)

# 3.18.5 PSI5 timing

The following table describes the PSI5 timing.

Symbo		с	Parameter	Value		Value		Unit
Symbo	1	C	Falametei	Min	Мах	onit		
t _{MSG_DLY}	сс	D	Delay from last bit of frame (CRC0) to assertion of new message received interrupt	_	3	μs		
t _{SYNC_DLY}	сс	D	Delay from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	_	2	μs		
t _{MSG_JIT}	сс	D	Delay jitter from last bit of frame (CRC0) to assertion of new message received interrupt	_	1	cycles ⁽¹⁾		
t _{SYNC_JIT}	сс	D	Delay jitter from internal sync pulse to sync pulse trigger at the SDOUT_PSI5_n pin	_	+/-±(1 PSI5_1µs_CLK + 1 PBRIDGEn_CLK)	cycles		

#### Table 71. PSI5 timing

1. Measured in PSI5 clock cycles (PBRIDGEn_CLK on the device). Minimum PSI5 clock period is 20 ns.

# 3.18.6 CAN timing

The following table describes the CAN timing.



#### **Electrical characteristics**

Symbol C		•	Demonster	O and itting		Value		1114
Symbol		U	Parameter	Condition	Min	Тур	Max	Unit
	CC	D	CAN	Medium type pads 25pF load	_	—	70	
	CC	D	controller	Medium type pads 50pF load	_	_	80	
t _{P(RX:TX)}	сс	D	propagation delay time standard	STRONG, VERY STRONG type pads 25pF load	_	_	60	ns
	сс	D	pads	STRONG, VERY STRONG type pads 50pF load	_	_	65	
	CC	D	CAN	Medium type pads 25pF load	_	—	90	
	CC	D	controller	Medium type pads 50pF load	_	_	100	
t _{PLP(RX:TX)}	сс	D	propagation delay time low power	STRONG, VERY STRONG type pads 25pF load	_	_	80	ns
	сс	D	pads	STRONG, VERY STRONG type pads 50pF load		_	85	

#### Table 72. CAN timing

# 3.18.7 UART timing

UART channel frequency support is shown in the following table.

LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)
	16	2:1 majority voting	5
	8	- 3:1 majority voting	10
80	6	Limited voting on one	13.33
	5	sample with configurable	16
	4	sampling point	20
	16	2:1 majority voting	6.25
	8	- 3:1 majority voting	12.5
100	6	Limited voting on one	16.67
	5	sample with configurable	20
	4	sampling point	25

### Table 73. UART frequency support

# 3.18.8 I2C timing

The I²C AC timing specifications are provided in the following tables.

Note: In the following table, I2C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% – 90%).



	No. Symbol		с	Parameter	Va	lue	Unit	
No.	Зу	ndoi	C	Farameter		Max	Unit	
1	_	СС	D	Start condition hold time	2	_	PER_CLK Cycle ⁽¹⁾	
2	—	CC	D	Clock low time	8	_	PER_CLK Cycle	
3	_	СС	D	Bus free time between Start and Stop condition	4.7	-	μs	
4	—	СС	D	Data hold time	0.0	_	ns	
5	_	СС	D	Clock high time	4	-	PER_CLK Cycle	
6	_	СС	D	Data setup time	0.0	-	ns	
7	—	CC	D	Start condition setup time (for repeated start condition only)	2	—	PER_CLK Cycle	
8	_	CC	D	Stop condition setup time	2	—	PER_CLK Cycle	

Table 74. I2C input timing specifications – SCL and SDA

1. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Note: In the following table:

• All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

• Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

• Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

• Programming the IBFD register (I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.


No	No. Symbol		с	Parameter	Value		Unit	
NO.	Sy		0	Falameter	Min	Max	ont	
1	_	СС	D	Start condition hold time	6	_	PER_CLK Cycle ⁽¹⁾	
2	—	СС	D	Clock low time	10	—	PER_CLK Cycle	
3	—	СС	D	Bus free time between Start and Stop condition	4.7	_	μs	
4		СС	D	Data hold time	7		PER_CLK Cycle	
5	—	СС	D	Clock high time	10	_	PER_CLK Cycle	
6	—	СС	D	Data setup time	2	_	PER_CLK Cycle	
7	—	СС	D	Start condition setup time (for repeated start condition only)	20	_	PER_CLK Cycle	
8	—	СС	D	Stop condition setup time	10	_	PER_CLK Cycle	


Table 75. I2C output timing specifications — SCL and SDA



#### **Electrical characteristics**

 PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

The following table lists the case numbers for SPC58xEx.

Package Type	Device Type	Package reference					
eLQFP176	Production	8153717					
FPBGA292	Production	8537045					

Table 76. Pa	ackage case	numbers
--------------	-------------	---------



# 4.1 eLQFP176 package information




Figure 50. eLQFP176 package outline

DS11646 Rev 4







Figure 52. eLQFP176 section B-B






Cumb al		Dimensions ⁽⁷⁾		
Symbol	Min.	Nom.	Max.	
θ	0°	3.5°	7°	
θ1	0°	—		
θ2	10°	12°	14°	
θ3	10°	12°	14°	
A ⁽¹⁵⁾	_	_	1.60	
A1 ⁽¹²⁾	0.05	_	0.15	
A2 ⁽¹⁵⁾	1.35	1.40	1.45	
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	
b1 ⁽¹¹⁾	0.17	0.20	0.23	
c ⁽¹¹⁾	0.09	_	0.20	
c1 ⁽¹¹⁾	0.09	_	0.16	
D ⁽⁴⁾		26.00 BSC		
D1 ⁽²⁾⁽⁵⁾	24.00 BSC			
D2 ⁽¹³⁾	_	_	8.97	
D3 ⁽¹⁴⁾	7.30	_	_	
е	_	0.50 BSC	_	
E ⁽⁴⁾		26.00 BSC		
E1 ⁽²⁾⁽⁵⁾		24.00 BSC		
E2 ⁽¹³⁾	_	_	8.97	
E3 ⁽¹⁴⁾	7.30	_	_	
L	0.45	0.60	0.75	
L1		1.00 REF		
N ⁽¹⁶⁾		176		
R1	0.08	-	_	
R2	0.08	_	0.20	
S	0.20	_		
aaa ⁽¹⁾⁽⁷⁾⁽¹⁹⁾		0.20		
obb ⁽¹⁾⁽⁷⁾⁽¹⁹⁾		0.20		
$\operatorname{ccc}^{(1)(7)(19)}$		0.08		
ddd ⁽¹⁾⁽⁷⁾⁽¹⁹⁾		0.08		



The following notes are relative to above figures and table:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC58xEx is as *Figure 53*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. For Tolerance of Form and Position see Table.
- 18. Critical dimensions:
  - a) Stand-Off
  - b) Overall Width
  - c) Lead Coplanarity
- 19. For Symbols, Recommended Values and Tolerances see Table 78.






# Figure 53. eLQFP176 leadframe pad design

Symbol	Definition	Notes
ааа	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ссс	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

# Table 78. eLQFP176 Symbol definitions



# 4.2 FPBGA292 package information



#### Figure 54. FPBGA292 package outline



DS11646 Rev 4

#### **Package information**

	Dimensions								
REF.		Millimeters		Inches ⁽¹⁾					
	Min	Тур	Мах	Min	Тур	Max			
A ⁽²⁾	-	-	1.8	-	-	0.071			
A1	0.35	-	_	0.014	-	_			
A2	-	0.53	_	_	0.021	_			
A4	-	_	0.80	_	-	0.031			
D	16.85	17.00	17.15	0.663	0.669	0.675			
D1	-	15.20	_	-	0.598	_			
E	16.85	17.00	17.15	0.663	0.669	0.675			
E1	-	15.20	_	-	0.598	_			
е	-	0.80	_	_	0.031	_			
b ⁽³⁾	0.50	0.55	0.60	0.019	0.021	0.023			
Z	-	0.90	_	_	0.035	_			
aaa	-	_	0.15	_	-	0.006			
bbb	-	-	0.10	-	-	0.004			
ddd	-	-	0.12	-	-	0.005			
eee ⁽⁴⁾	-	-	0.15	-	-	0.006			
fff ⁽⁵⁾	-	-	0.08	-	_	0.003			

#### Table 79. FPBGA292 package mechanical data

1. Values in inches are converted from millimeters (mm) and rounded to three decimal digits.

2.

FPBGA stands for Fine Pitch Plastic Ball Grid Array. Fine pitch: e < 1.00mm pitch. Low Profile: The total profile height (Dim A) is measured from the seating plane to the top of the component. The maximum total package height is calculated by the following methodology (tolerance values):

Amax = 
$$A_1(TYP) + A_2(TYP) + A_4(TYP) + \sqrt{(A_1)^2 + (A_2)^2 + (A_4)^2}$$

3. The typical ball diameter before mounting is 0.55mm.

4. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.

The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones. 5.



# 4.3 Package thermal characteristics

The following tables describe the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the *Section 3.7: Device consumption*.

# 4.3.1 LQFP176

Symbol		С	Parameter ⁽¹⁾	Conditions	Value	Unit
$R_{ extsf{ heta}JA}$	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p)	20.9	°C/W
R _{θJMA}	СС	D	Junction-to-Moving-Air, Ambient ⁽²⁾	at 200 ft./min., four layer board (2s2p)	15.3	°C/W
$R_{\theta JB}$	СС	D	Junction-to-board ⁽³⁾	—	9	°C/W
$R_{\theta JCtop}$	СС	D	Junction-to-case top ⁽⁴⁾	—	7.3	°C/W
$R_{\theta JCbottom}$	СС	D	Junction-to-case bottom ⁽⁵⁾	—	1	°C/W
$\Psi_{\text{JT}}$	СС	D	Junction-to-package top ⁽⁶⁾	Natural convection	1	°C/W

 Table 80. Thermal characteristics for 176 exposed pad LQFP package

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

# 4.3.2 FPBGA292

Table 81. Therma	I characteristics	for 292-pin FPBGA
------------------	-------------------	-------------------

Symbol		DI C Parameter ⁽¹⁾		Conditions	Value	Unit
$R_{\thetaJA}$	CC	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p)	21.3	°C/W
$R_{\theta JB}$	CC	D	Junction-to-board ⁽³⁾	_	9.8	°C/W
R _{0JC}	CC	D	Junction-to-case ⁽⁴⁾	_	6.5	°C/W
$\Psi_{\text{JT}}$	CC	D	Junction-to-package top ⁽⁵⁾	Natural convection	0.6	°C/W

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-9) horizontal.

3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.



### 4.3.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

Equation 1  $T_J = T_A + (R_{\theta JA} * P_D)$ 

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

#### Equation 2

 $\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{B}} + (\mathbf{R}_{\theta \mathbf{J}\mathbf{B}} * \mathbf{P}_{\mathbf{D}})$ 

where:

 $T_B$  = board temperature for the package perimeter (°C)

 $R_{\theta,JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

P_D = power dissipation in the package (W)



When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

# Equation 3

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta,JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

#### Equation 4

 $\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{T}} + (\Psi_{\mathsf{J}\mathsf{T}} \times \mathbf{P}_{\mathsf{D}})$ 

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter ( $\Psi_{JPB}$ ) to determine the junction temperature by



measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5 T_J = T_B + ( $\Psi_{JPB} \times P_D$ )

where:


 $T_T$  = thermocouple temperature on bottom of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)



# 5 Ordering information





*Note: Please contact your ST sales office to ask for the availability of a particular commercial product.* 

Features (For example flash, RAM or peripherals) not included in the commercial product cannot be used. ST cannot be called to take any liability for features used outside the commercial product.

Table	82.	Code	Flash	options
-------	-----	------	-------	---------

SPC58xE84 (6M)	SPC58xE80 (4M)	Partition	Start address	End address
16	16	0	0x00FC0000	0x00FC3FFF
16	16	0	0x00FC4000	0x00FC7FFF
16	16	1	0x00FC8000	0x00FCBFFF
16	16	1	0x00FCC000	0x00FCFFFF



# Ordering information

SPC58xE84 (6M)	SPC58xE80 (4M)	Partition	Start address	End address
32	32	0	0x00FD0000	0x00FD7FFF
32	32	1	0x00FD8000	0x00FDFFFF
64	64	0	0x00FE0000	0x00FEFFFF
64	64	0	0x00FF0000	0x00FFFFFF
128	128	0	0x01000000	0x0101FFFF
128	128	1	0x01020000	0x0103FFFF
256	256	0	0x01040000	0x0107FFFF
256	256	0	0x01080000	0x010BFFFF
256	256	0	0x010C0000	0x010FFFFF
256	256	0	0x01100000	0x0113FFFF
256	256	0	0x01140000	0x0117FFFF
256	256	0	0x01180000	0x011BFFFF
256	256	0	0x011C0000	0x011FFFFF
256	256	1	0x01200000	0x0123FFFF
256	256	1	0x01240000	0x0127FFFF
256	256	1	0x01280000	0x012BFFFF
256	256	1	0x012C0000	0x012FFFFF
256	256	1	0x01300000	0x0133FFFF
256	256	1	0x01340000	0x0137FFFF
256	256	1	0x01380000	0x013BFFFF
256	NA	5	0x013C0000	0x013FFFFF
256	NA	5	0x01400000	0x0143FFFF
256	NA	5	0x01440000	0x0147FFFF
256	NA	5	0x01480000	0x014BFFFF
256	NA	5	0x014C0000	0x014FFFFF
256	NA	5	0x01500000	0x0153FFFF
256	NA	5	0x01540000	0x0157FFFF
256	NA	5	0x01580000	0x015BFFFF

### Table 82. Code Flash options (continued)

Table 83. RAM options⁽¹⁾

SPC58NE84	SPC58EE84	SPC58NE80	SPC58EE80	Туре	Start address	End address
768	768	768	768		Start address	
128	128	128	128	PRAMC_0	0x40060000	0x4007FFFF
160	160	160	160	PRAMC_1	0x40080000	0x400A7FFF



SPC58NE84	SPC58EE84	SPC58NE80	SPC58EE80	Tuno	Start address	End address
768	768	768	768	Туре		
256	256	256	256	PRAMC_2 (STBY)	0x400A8000	0x400E7FFF
64	64	64	64	PRAMC_3	0x400E8000	0x400F7FFF
64	64	64	64	D_MEM CPU_0	0x50800000	0x5080FFFF
64	64	64	64	D_MEM CPU_1	0x51800000	0x5180FFFF
32	32	32	32	D_MEM CPU_2	0x52800000	0x52807FFF

# Table 83. RAM options⁽¹⁾ (continued)

1. RAM size is the sum of TCM and SRAM.



# 6 Revision history

Date	Revision	Changes
10-Jun-2016	1	Initial release.
03-April-2017	2	Following are the changes for this release of the document: Editorial and formatting updates throughout the document. Updated the cover page. Section 1.2: Description: Replaced "SPC58NE84x" with "SPC58xEx". Table 2: SPC58XEx feature summary:: Updated table. Section 1.5: Features: Updated the feature bullet points. Section 2.1: Pad dimensions/ KGD coordinates: Added this section. Section 3.1: Introduction: – Removed text "The IPs andfor the details". – Removed text "The IPs andfor the details". – Removed text "The IPs andfor the details". – Removed text "Exposure to absolute reliability" – Added text "Exposure to absolute reliability" – Added text "exposure to absolute reliability" – Added text "even momentarily" Table 4: Absolute maximum ratings: – Updated values in conditions column. – Added parameter T _{TRIN} . – For parameter "T _{STG} ", maximum value updated from "175" to "125" – Added new parameter "T _{PAS} " – For parameter "I _{NN} ", description updated from "maximumPAD" to "maximum DCpad" Table 5: Operating conditions: – For parameter "V _{DD_LV} ", added footnote "In the range" – For parameter "V _{DD_LV} ", changed the classification from "D" to "P" – For parameter "V _{DD_LV} , and text classification from "D" to "P" – For parameter "V _{DD_HV_ADR_S} ", removed the second row. – For parameter "V _{DD_HV_ADR_S} ", V _{DD_HV_ADV} , swapped the "conditions" and "Min" columns. Added new table Table 6: PRAM wait states configuration. Table 7: Device supply relation during power-up/power-down sequence: Updated the table. Section 3.6: Temperature profile: Added text "Nission profile with junctionrepresentative for validation"

### Table 84. Document revision history



Table 84. Document revision history (continued)			
Date	Revision	Changes	
		Table 9: Device consumption:	
		– Updated parameter "I _{DDHALT} "	
		– Updated parameter "I _{DDSTOP} "	
		<ul> <li>Changed the condition from "C" to "D" for parameter "I_{DD_LV_BD}"</li> </ul>	
		<ul> <li>Changed the condition from "C" to "T" for parameter "I_{DD_HV_BD}"</li> </ul>	
		<ul> <li>Changed from "Cc" to "SR" for parameters "I_{SPIKE} and dl"</li> </ul>	
		<ul> <li>Changed the condition from "P" to "T" for parameter "I_{DDOFF}"</li> </ul>	
		<ul> <li>Updated the max values for parameter I_{DD_LKG}.</li> </ul>	
		<ul> <li>Deleted parameters: I_{DDSTBY8}, I_{DDSTBY128}, and I_{DDSTBY256}.</li> </ul>	
		Table 11: I/O input electrical characteristics:	
		Added parameter "V _{ihcmos} BD".	
		Updated table footnote 1.	
		Table 13: WEAK/SLOW I/O output characteristics:	
		<ul> <li>For parameter "F_{max_W}", updated condition "25 pF load" to "CL=25pF".</li> </ul>	
		– For parameter "t _{TR_S} ", changed min value (25 pF load) from "4" to "3".	
		<ul> <li>Changed min value (50 pF load) from "6" to "5".</li> </ul>	
		Table 17: I/O consumption:	
		Updated all the max values of parameters, $I_{DYN_W}$ and $I_{DYN_M}$	
		Table 3.8: I/O pad specification:	
		<ul> <li>Replaced all occurences of "50 pF load" with "CL=50pF".</li> </ul>	
	_	<ul> <li>Removed note "The external ballast".</li> </ul>	
03-April-2017	2	Table 3.8.2: I/O output DC characteristics:	
		Added note "10%/90% is the"	
		Table 15: STRONG/FAST I/O output characteristics	
		– Parameter "I _{DCMAX_S} " updated:	
		<ul> <li>Condition added "V_{DD}=5V<u>+</u>10%</li> </ul>	
		<ul> <li>Condition added "V_{DD}=3.3V<u>+</u>10%, Max value updated to 5.5mA</li> </ul>	
		Table 19: Reset Pad state during power-up and reset:	
		Added this table.	
		Table 20: PLL0 electrical characteristics:	
		– For parameter "I _{PLL0} ", classification changed from "C" to "T".	
		- Footnote "Jitter valuesmeasurement" added for parameters:	
		Δ _{PLL0LTJ}	
		<i>Table 21: PLL1 electrical characteristics:</i> – For parameter "I _{PLL1} ", classification changed from "C" to "T".	
		- Footnote "Jitter valuesmeasurement" added for parameter " $ \Delta_{PLL1PHI0SPJ} $ "	
		Table 22: External 40 MHz oscillator electrical specifications:	
		<ul> <li>Classification for parameters "C_{S_EXTAL}" and "C_{S_EXTAL}" changed from "T" to "D".</li> </ul>	
		<ul> <li>Updated classification, conditions, min and max values for parameter "gm".</li> </ul>	
		– Updated parameters $C_{S EXTAL}$ , and $C_{S XTAL}$ .	
		EXIAL, and OS_XIAL.	

Table 84.	Document	revision	history	(continued)
	Document	101101011	11131019	(continueu)



Date	Revision	Changes		
	Revision			
03-April-2017	<b>Revision</b>	Changes         Renamed the section "RC oscillator 1024 kHz" to Section 3.11.4: Low power RC oscillator         Table 24: Internal RC oscillator electrical specifications:         – For parameter "I _{FIRC} , replaced max value of 300 with 600.         – Added footnote to the description.         – For parameter I _{FIRC} , changed the max value to 600 and added footnote.         – Min, Typ and Max value of " $\delta_{Var_s}$ W" updated from "-1", "-", "1" to "-0.5", "±0.3" and "0.5" respectively.         – For parameter "gmsxosc", changed the cassification to "P".         Table 25: 1024 kHz internal RC oscillator electrical characteristics:         For parameter "Molectrical specification:         Classification for parameter "I _{ADCREFH} " changed from "C" to "T".         For parameter fADCK (High frequency mode), changed min value from "7.5" to "> 13.33".         Deleted footnote "Values are subject to change (possibly improved to ±2 LSB) after characterization"         Classification for parameter "I _{ADCREFH} " changed from "C" to "T"         Removed table footnote "Values are subject to change (possibly improved to ±2 LSB) after characterization"         Classification for parameter "I _{ADCREFH} " changed from "C" to "T"         For parameter fADCK, replaced the min value "7.5" with ">13.33"         Table 26: ADC comparator electrical specification:         Classificati		

### Table 84. Document revision history (continued)



BD" to "-1" and to "20MHz". iod" updated ong period" '. '. to "1.80" ' to "0.97" D" ty and clamp device.



Date	Revision	Changes		
03-April-2017	2	Table 43: Standby regulator specifications:– Classification of parameter "IDD _{SBY} " changed from "P" to "T".– Classification of parameter "IDD _{SBY} " changed from "T" to "P".Table 17: Voltage monitor threshold definition:Updated the figure.Section 3.17: Flash memory:Updated the section.Table 50: Nexus debug port timing:Classification of parameters "t _{EVTIPW} " and "t _{EVTOPW} " changed from "P" to "D".Table 56: DSPI CMOS master modified timing (full duplex and output only)MTFE = 1, CPHA = 0 or 1:Changed the Min value of tsck (very strong) from 33 to 59.Table 57: DSPI LVDS master timing — full duplex — modified transfer format(MTFE = 1), CPHA = 0 or 1:Added footnote "LVDS differential load considered is the capacitance on eachterminal of the differential pair".Table 58: DSPI LVDS master timing — output only – timed serial bus modeTSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock:Added footnote "LVDS differential load considered is the capacitance on eachterminal of the differential pair".Table 54: DSPI channel frequency support:Added column to show slower and faster frequencies.Section 5: Ordering information:Renamed figure "Ordering information scheme" to "Commercial productscheme"Added tables: Table 82: Code Flash options, and Table 83: RAM options		



Date	Revision	Changes
Date 10-Oct-2017		Changes         Changes         Following are the changes for this release of the document:         Editorial and formatting changes throughout the document.         Replaced all references of "SPC58xEx_IO_Definition_v3.1.xlsx" attached to this document by "device pin out IO definition excel file"         Updated the cover page.         Table 3: Parameter classifications:         - Updated the description of classification tag "T".         Table 4: Absolute maximum ratings:         - Added text "In the range [1.26-1.33] V and if the above-mentioned" to note 1.         Table 5: Operating conditions:         - Removed note "Core voltage as"         - Changed the max value of parameter V _{RAMP_LV to} "20".         Table 9: Device consumption: Updated table and its values.         - Removed parameters IDDAR_LV- and IDDAR_HV         - Updated parameter "IDDHALT"         - Updated parameter: Classification "P" changed to "C" when T _J = 40 °C.         Added footnote "IDD_LKG and IDD_LV are reported as"         - "IDD_LKG" parameter: Classification terrestrics:         - For parameter "IdskEW_WI", changed max value from "30" to "25".         Table 13: WEAK/SLOW I/O output characteristics:         - For parameter "ItskEW_WI", changed max value from "30" to "25".         Table 14: MEDIUM I/O output characteristics:         - For parameter "ItskEW_WI", cha
		<ul> <li>Table 11: I/O input electrical characteristics:</li> <li>For parameter "V_{ihcmos} BD", swapped the conditions for off and on.</li> <li>Replaced all references to the IO_definitions excel file by "the device pin out IO definition excel file"</li> <li>Table 20: PLL0 electrical characteristics:</li> </ul>

Table 84.	Document	revision	history	(continued)
10010 04.	Dooumont	101101011	motory	(continueu)



Date	Revision	Changes
10-Oct-2017	3 (conť)	<ul> <li>Table 29: SDn ADC electrical specification:</li> <li>Added note "Propagation of the information" to parameter t_{LATENCY}.</li> <li>For parameter F_{rolloff} (Stop band attenuation, Modified bandwidth mode), updated all the conditions.</li> <li>Table 32: LVDS pad startup and receiver electrical characteristics,:</li> <li>For parameter ILVDS_BIAS, changed the characteristics to "C"</li> <li>Table 36: LFAST PLL electrical characteristics:</li> <li>Min and Max value of parameter "ERR_{REF}" updated from "TBD" to "-1" and "+1" respectively</li> <li>Max value of parameter "PN" updated from "TBD" to "-58"</li> <li>Frequency of parameter "ΔPER_{REF}" updated from "10MHz" to "20MHz".</li> <li>Max value of parameter "ΔPER_{REF}" for condition "Long period" updated from "TBD" to "-500" and "+500" respectively.</li> <li>Figure 17: Voltage monitor threshold definition:</li> <li>Right blue line adjusted on the top figure</li> <li>Table 39: External components integration:</li> <li>For parameter C_{S1_B}, replaced "HV supply" with "LV supply" in parameter description column.</li> <li>Table 78: FPBGA292 package mechanical data:</li> <li>Updated the section.</li> <li>Section 3.18.6: CAN timing:</li> <li>Added this section.</li> </ul>

# Table 84. Document revision history (continued)



Date	Revision	e 84. Document revision history (continued) Changes
		Hereunder are the changes for this release of the document with respect to revision 3: Cover Page Removed Registered symbol in title as per latest procedure.
		Rephrased introduction sentence since the pinout excel file will no longer be attached to the datasheet
		Section 3.1: Introduction – Reformatted note from introduction
		Table 4: Absolute maximum ratings: Added cross reference to footnote ⁽³⁾ to all V _{DD_HV*} and V _{IN}
		Section 3.3: Operating conditions Table 5: Operating conditions:
		T _J : changed value in column C from "P" to "C". <i>Table 9: Device consumption</i> :
		<ul> <li>For I_{SPIKE} updated footnote and "SR" to "CC" and for I_{SR} updated the second footnote.</li> </ul>
		<ul> <li>Deleted I_{DD_LV_TCU}, I_{DD_HV_TCU}, I_{DD_LV_ECU}, I_{DD_HV_ECU}.</li> <li>Updated footnote 4: Use case.</li> </ul>
		Table 15: STRONG/FAST I/O output characteristics: updated values for $t_{TR_S}$ for condition CL = 25 pF and CL = 50 pF
		Table 16: VERY STRONG/VERY FAST I/O output characteristics:
01-Jul-2019	4	<ul> <li>- "tTR20-80" replaced by "tTR20-8_V"</li> <li>- "tTRTTL" replaced by "tTRTTL_V"</li> </ul>
	·	- " $\Sigma t_{TR20-80}$ " replaced by " $\Sigma t_{TR20-80}$ V"
		Section 3.9: Reset pad (PORST, ESR0) electrical characteristics
		- Figure 5: Startup Reset requirements: deleted V _{DDMIN}
		<ul> <li>Table 18: Reset PAD electrical characteristics: added values for Conditions = 3.3V.</li> </ul>
		Table 20: PLL0 electrical characteristics:
		–  ∆ _{PLL0PHI0SPJ}  : added pk-pk to Conditions value
		–  ∆ _{PLL0PHI1SPJ}  : added pk-pk to Conditions value
		<ul> <li>The maximum value of f_{PLL0PHI0} is changed from "400" to "FSYS" with a footnote.</li> </ul>
		– changed condition from T to D for $ \Delta_{PLL0PHI1SPJ} $ , $\Delta_{PLL0LTJ}$ and $I_{PLL0}$ .
		Table 21: PLL1 electrical characteristics:
		<ul> <li>changed condition from T to D for I_{PLL1}.</li> <li>Table 22: External 40 MHz oscillator electrical specifications:</li> </ul>
		<ul> <li>Changed table footnote 3 by: This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.</li> </ul>
		<ul> <li>Table footnote 1 updated: "DCF clients XOSC_LF_EN and XOSC_EN_40MHZ" changed by "XOSC_FREQ_SEL"</li> </ul>
		<i>Table 23: 32 kHz External Slow Oscillator electrical specifications</i> : Updated the parameter symbols.
		Added "CC" to T _{sxosc} .

Table 84. Document revision history (continued)



Data	Devision	ble 84. Document revision history (continued)	
Date	Revision	Changes	
01-Jul-2019	4(cont')	Section 3.11.3: RC oscillator of MHz - Table 24: Internal RC oscillator electrical specifications: updated Max value for I _{FRC} . Table 25: ADC pin specification for R _{20KΩ} symbol Added electrical specification for R _{20KΩ} symbol Added row for symbol 'C _{EXT} / SR'. Table 27: SARn ADC electrical specification: - columm 'C' splited and added 'D' for I _{ADV_S} - Added electrical specification for R _{20KΩ} symbol. Table 28: ADC-Comparator electrical specification: - columm 'C' split and added 'D' for I _{ADV_S} - Added "ADC comparator electrical specification: - set min = 5/f _{ADCK} µs for 10-bit ADC mode, min = 2/f _{ADCK} for ADC comparator mode, at symbol t _{ADCSAMPLE} columm 'C' split and added 'D' for I _{ADV_S} - Added "ADC comparator mode" condition to the following two parameters: I _{ADCREFH} Min: - and Max: 19.5 µA I _{ADCREFH} Min: - and Max: 20.5 µA Figure 8: Input equivalent circuit (Fast SARn and SARB channels): Added parameter 'C _{EXT} external capacitance' and component to scheme. Section 3.12.4: S/D ADC electrical specification - Added note Table 29: SDn ADC electrical specification: - Updated footnote "SD ADC is functional" - Added footnote "SD ADC filter modes: added this section Updated Figure 9: LFAST and MSC/DSPI LVDS timing definition Table 32: LVDS pad startup and receiver electrical characteristics, Updated footnote #12 starting with "Value valid for LFAST mode" with new sentence containing DSPI mode related data. Section 3.16: Power management integration: added sentence "It is recommendeddevice ised!fications: - updated values for symbol "AIDD_MREG".Min: added -200, Max: added 200 - For ΔIDD_MREG Added a footnote "Internal schemes must be". Figure 15: SMPS Regulator Mode: Figure updated and footnote added Table 44: SMPS Regulator specifications: - updated Min and Max values for ΔIDD _{SMPS} from 100 to 200 C	

Table 84.	Document	revision	history	(continued)
	Document	104131011	matory	(continueu)



	vision	Changes
01-Jul-2019 4(ci	cont') See See See Ta See Ta LV Ta free See Up Ta N C Ta VE Ta See C Ta See C Ta Ta free See C Ta See C Ta See C C Ta See C C C C C C C C C C C C C C C C C C	Changes         action 3.16.2: Voltage regulators         action 3.16.1: Power management integration         Table 39: External components integration: updated Conditions for C _{BV} .         action 3.16.3: Voltage monitors         ible 45: Voltage monitor electrical characteristics: added footnote "Even if (D/HVD"         action 3.17: Flash memory         bodated Table 47: Flash memory         bodated Table 47: Flash memory program and erase specifications         ible 48: Flash memory Life Specification: updated table with N _{CER128K} and DER16K.         bodated Table 54: DSPI channel frequency support         ible 68: TxEN output characteristics: added table footnote " Pad configured as ERY STRONG."         ible 69: TxD output characteristics:         anged note 3 to apply to the whole table         ible 72: CAN timing: added columns for "CC" and "D"         action 3.18.1.2: Nexus interface timing         Table 50: Nexus debug port timing:         Updated Min values for t _{TCYC} Absolute minimum TCK cycle time.         Updated Min values for t _{TCYC} Absolute minimum TCK cycle time.         updated Max value on line 15.         Figure 16. Nexus output timing: deleted this figure.         ible 79: FPBGA292 package information: updated section according latest on.         action 4.1: eLQFP176 package information: updated section according latest on.         action 4.2: FPBGA292 pa

Table 84. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

DS11646 Rev 4



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

MB91F575BHSPMC-GSE1 MB91F594BSPMC-GSE1 PIC32MX120F032B-50I/ML MB91F464AAPMC-GSE2 MB91F577BHSPMC-GSE1 SPC5604EEF2MLH MB91F528USCPMC-GSE2 MB91F248PFV-GE1 MB91F594BPMC-GSE1 MB91243PFV-GS-136E1 MB91F577BHSPMC1-GSE1 PIC32MM0032GPL020-E/ML PIC32MM0016GPL028-E/SS PIC32MM0016GPL028-E/ML PIC32MM0032GPL028-E/ML PIC32MM0032GPL028-E/M6 SPC5604BF2VLL6 MB91F526KSEPMC-GSE1 TLE9872QTW40XUMA1 FT902L-T R5F564MLCDFB#31 R5F564MLCDFC#31 R5F523E5ADFL#30 R5F524TAADFF#31 MCF51AC256ACPUE PIC32MM0064GPL028-I/ML PIC32MM0064GPL028-I/SP PIC32MM0064GPL028-I/SO PIC32MX120F032D-I/TL PIC32MX130F064D-I/ML PIC32MZ2064DAB169-I/HF PIC32MZ2064DAB288-I/4J ATUC256L4U-AUT R5F56318CDBG#U0 PIC32MX150F128C-I/TL PIC32MX170F256B-IML PIC32MX170F256B-50IML PIC32MX130F064C-ITL PIC32MX230F064D-IML PIC32MX154F128D-I/PT PIC32MX154F128B-V/SO AT32UC3L0128-AUT PIC32MX254F128B-I/SO PIC32MX230F128H-I/MR PIC32MX150F128D-50I/TL PIC32MZ1064DAB288-I/4J PIC32MZ1064DAB169-I/HF ATUC64D4-Z1UT AT32UC3A3128S-CTUT ATUC128L3U-Z3UT