


Ultralow power energy harvester and battery charger



VFQFPN 3 x 3 x 1 mm 20L



- **Features**
 - Transformerless thermoelectric generators and PV modules energy harvester
- High efficiency for any harvesting source
- · Up to 70 mA output current
- Fully integrated MOSFETs for Boost or Buck-boost configurations
- Selectable enable/disable MPPT functionality
- Programmable MPPT by external resistors
- 2.6 V to 5.3 V trimmable output overvoltage level (± 1% accuracy)
- 2.2 V to 3.6 V trimmable output undervoltage level (± 1% accuracy)
- Two fully independent LDOs (1.8 V and 3.3 V output)
- · Enable/disable LDO pins
- Load disconnect function (by-pass transistor open) prior the first start-up (Cold Start) to avoid battery lifetime shortening
- Battery Connected and DC-DC switching open drain indication pins

Application

- · Internet of things
- Remote control
- Fleet and livestock tracking
- Agriculture sensors
- Toll-pay
- Electronic labels
- Smart watch and wearable.

Product status link

SPV1050

Product label



Description

The SPV1050 is an ultra-low power and high-efficiency power manager embedding four MOSFETs for boost or buck-boost DC-DC converter and an additional transistor for the load connection/disconnection.

An internal high accuracy MPPT algorithm can be used to maximize the power extracted from PV panel or TEG.

The internal logic works to guarantee tight monitoring of both the end-of-charge voltage (V_{EOC}) and the minimum battery voltage (V_{UVP}) by opening the pass-transistor at triggering of the V_{EOC} threshold or at triggering of the V_{UVP} threshold to preserve the battery life. Both the V_{EOC} and V_{UVP} thresholds can be trimmed by external resistors connected between the STORE rail and the EOC and UVP pins, respectively.

In boost configuration (CONF pin connected to the supply source), the IC requires 550 mV and 30 μA to Cold start; while after the first start-up the input voltage can range between 150 mV and $V_{EOC}.$ In buck-boost configuration (CONF pin connected to ground), the IC requires 2.6 V and 5 μA at Cold start; while after the first start-up input voltage can range between 150 mV up to 18 V.

The STORE pin is available as unregulated voltage output (e.g. to supply by external LDO a micro-controller), while two fully independent LDOs (1.8 V and 3.3 V) are embedded for powering other companion ICs like MCU, sensors or RF transceivers. Both LDOs can be independently enabled through the related pins.



1 Block Diagram


BATT **STORE** LDO2_EN IN_LV LDO2 Control Logic LDO1_EN IN_HV 🔀 1.8V LDO1 L_HV UVP MPP 📩 EOC MPPT 1.23V MPP_REF MPPT Sample BATT_CHG MPP_SET 🔀 MPPT disable BATT_CONN CONF 🔀 PGND GND


Figure 1. Block diagram

DS10044 - Rev 6 page 2/31



2 Pin configurations





DIE FORM (Bottom view)

DS10044 - Rev 6 page 3/31



3 Pin description

| Pin no. (VFQFPN 20) | Name | Туре | Description |
|---------------------------|-----------|------|---|
| 1 | MPP | ı | Input voltage sense pin: to be connected to the voltage source. The connection can be direct or through a ladder resistor, depending on the maximum voltage of the source despite the AMR and operating range of the MPP pin. The switching of the DC-DC is disabled when $V_{MPP} < V_{EN_TH}$. |
| 2 | MPP_SET | I | MPPT enable/disable and setting voltage pin. Connect this pin directly to STORE pin when MPPT function is not required: this configuration (V _{MPP_SET} > V _{STORE} -V _{EN_TH}) inhibits the periodic deactivation of the embedded DC-DC. If MPPT function is required, then connect MPP_SET and MPP pins through a ladder resistor: the MPPT algorithm periodically deactivates the DC-DC for sampling of the open circuit voltage of the source. Typically, the DC-DC is stopped for ~400 ms every ~16 s. |
| 3 | MPP_REF | I | Voltage reference pin. The switching of the DC-DC is controlled by internal logic purposing high conversion efficiency, even with low power sources. The switching remains active until $V_{MPP} > V_{MPP_REF}$. Connecting this pin to ground enables continuous switching of the DC-DC converter, provided that enough power can be supplied by the source. When MPPT function is required, connect this pin to a 10 nF capacitor: at every sampling period (~16 s) this capacitor stores the reference voltage (% of the open circuit voltage of the source) V_{MPP_REF} . When MPPT function is not required, connect this pin to an external voltage reference. |
| 4 | GND | GND | Signal ground pin. |
| 5 | LDO1_EN | I | If high, enables LDO1 (1.8V). |
| 6 | LDO2_EN | I | If high, enables LDO2 (3.3V). |
| 7 | BATT_CHG | О | DC-DC operation output flag pin (open drain): if low, it indicates that the DC-DC is switching; if high, it indicates that the DC-DC is not switching. |
| 8 | BATT_CONN | О | Embedded pass transistor connection status pin (open drain): if low, it indicates that the pass transistor between the STORE and BATT pins is closed (load connected); if high, it indicates that the pass transistor between the STORE and BATT pins is open (load disconnected). |
| 9 | EOC | ı | Load overvoltage/battery end of charge protection pin. To be connected to the STORE pin through a resistor divider. Internal DC-DC stops/restarts switching when the voltage at EOC pin is higher/lower than the internal bandgap voltage (V_{BG} = 1.23 V, typical value). Also, at start-up (internal pass transistor between STORE and BATT is still open) and while V_{STORE} is increasing, the triggering of the internal bandgap voltage makes the internal pass transistor gets closed. |
| 10 | UVP | I | Load/battery undervoltage protection pin. To be connected to the STORE pin through a resistor divider. Internal pass transistor between STORE and BATT pins opens when the voltage at UVP pin goes below the internal bandgap voltage (V _{BG} = 1.23 V, typical value). |
| 11 | LDO1 | 0 | 1.8 V regulated output voltage pin. |
| 12 | LOD2 | 0 | 3.3 V regulated output voltage pin. |
| 13 | CONF | l | DC-DC converter configuration pin. Boost configuration: CONF pin connected to the input supply source. Buck-boost configuration: CONF pin connected to ground. |
| 14 | BATT | I/O | Load/battery connection pin. |

DS10044 - Rev 6 page 4/31



| Pin no. (VFQFPN 20) | Name | Туре | Description |
|---------------------------|-------------|------|---|
| 15 | STORE | I/O | Tank capacitor connection pin. |
| 16 | IN_LV | I | Low voltage input source. It has to be connected to the inductor for both boost and buck-boost configuration. |
| 17 | NC | - | Not connected. |
| 18 | PGND | PGND | Power ground pin. |
| 19 | L_HV | I | Input pin for buck-boost configuration. Boost configuration: to be connected to ground. Buck-boost configuration: to be connected to the inductor. |
| 20 | IN_HV | I | High voltage input source. Boost configuration: to be connected to ground. Buck-boost configuration: to be connected to the input supply source. |
| EP | Exposed Pad | GND | Connect to ground layer of the application board. It's warmly recommended a direct connection (without any vias) between EP, GND, PGND and the ground net of the tank capacitor on STORE pin. |

DS10044 - Rev 6 page 5/31



4 Maximum ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------------|----------------------|--------------------------|------|
| IN_LV | Analog input | V _{STORE} + 0.3 | V |
| IN_HV | Analog input | 20 | V |
| L_HV | Analog input | IN_HV +0.3 | V |
| CONF | Analog input | 5.5 | V |
| MPP | Analog input | 5.5 | V |
| MPP_SET | Analog input | 5.5 | V |
| MPP_REF | Analog input | 5.5 | V |
| BATT | Analog input/output | 5.5 | V |
| STORE | Analog input/output | 5.5 | V |
| UVP | Analog input | V _{STORE} + 0.3 | V |
| EOC | Analog input | V _{STORE} + 0.3 | V |
| BATT_CONN | Digital output | 5.5 | V |
| BATT_CHG | Digital output | 5.5 | V |
| LDO1_EN | Digital input | V _{STORE} + 0.3 | V |
| LDO2_EN | Digital input | V _{STORE} + 0.3 | V |
| LDO1 | Analog output | V _{STORE} + 0.3 | V |
| LDO2 | Analog output | V _{STORE} + 0.3 | V |
| PGND | Power ground | 0 | V |
| GND | Signal ground | -0.3 to 0.3 | V |
| T _J | Junction temperature | -40 to 125 | °C |
| T _{STORAGE} | Storage temperature | 150 | °C |

Table 2. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------------|-------------------------------------|-------|------|
| R _{th(JC)} | Thermal resistance junction-case | 7.5 | °C/W |
| R _{th(JA)} (1) | Thermal resistance junction-ambient | 49 | °C/W |

^{1.} Measured on 2-layer application board FR4, Cu thickness = 17 um with total exposed pad area = 16 mm^2

DS10044 - Rev 6 page 6/31



5 Electrical characteristics

 V_{STORE} = 4 V; -40 °C < T_J < 85 °C, unless otherwise specified. Voltage with respect to GND, unless otherwise specified

Table 3. Electrical characteristics

| Symbol | Parameter | Test conditi | ons | Min. | Тур. | Max. | Unit |
|-------------------------|--|---|---|---------------------|------|---------------------|------|
| Load/battery | operating range | <u>'</u> | | | | | |
| 1 | Output current to load/ | boost configuration | | - | - | 70 | |
| I _{BATT} | battery | buck-boost configuration | | 30 | - | - | mA |
| V _{BATT} | BATT pin voltage range | | | 2.2 | - | 5.3 | V |
| R _{BATT} | Pass transistor resistance | BATT_CONN = low | | 6 | 7 | 8 | Ω |
| Bandgap | | | | | | | |
| V | Internal reference voltage | | | - | 1.23 | - | V |
| V_{BG} | Accuracy | | | -1 | - | +1 | % |
| UVP | ' | | | | | | |
| V _{STORE(UVP)} | V _{STORE} undervoltage protection range | (V _{UVP} + UVP _{HYS}) < (V _{EC} | _{OC} - EOC _{HYS}) | 2.2 | - | 3.6 | V |
| UVP _{HYS} | UVP hysteresis | V _{STORE} rising | | - | 5 | - | % |
| EOC | | | | | | | |
| V _{STORE(EOC)} | V _{STORE} end-of-charge voltage range | (V _{UVP} + UVP _{HYS}) < (V _{EC} | (V _{UVP} + UVP _{HYS}) < (V _{EOC} - EOC _{HYS}) | | - | 5.3 | V |
| EOC _{HYS} | EOC hysteresis | V _{STORE} falling | | - | -1 | - | % |
| STORE | | | | | | | |
| V _{STORE} | STORE pin voltage operating range | | | V _{STORE(} | - | V _{STORE(} | V |
| Static current | consumption | | | | | | |
| I _{SD} | Shutdown current | Shutdown mode: before BATT_CONN high T _{AMB} < 60 °C | first start-up or | - | - | 1 | nA |
| I _{SB} | Standby current | Standby mode: BATT_CONN low, BATT V _{STORE} = 5.3 V, V _{MPP} < LDO1,2_EN low T _{AMB} = 25 °C | | - | 0.8 | - | μА |
| 1 | Operating current in open | Operating mode (LDOs in open load), | LDO1_EN = 1 or LDO2_EN = 1 | - | 1.7 | - | |
| load | | BATT_CONN low, BATT_CHG high, T _{AMB} = 25 °C | LDO1_EN = 1 and LDO2_EN = 1 | - | 2.6 | - | μА |
| DC-DC conve | rter | | | | | | |
| | Cold start minimum input | Boost configuration, BATT_CONN high or at first start-up Buck-boost configuration BATT_CONN high or at first start-up | | - | 0.55 | 0.58 | \/ |
| | voltage | | | - | 2.6 | 2.8 | V |

DS10044 - Rev 6 page 7/31



| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit | |
|------------------------------------|---|--|--------------------|------|-----------------------|------|--|
| 1 | Cold start minimum input | Boost configuration | - | 30 | - | | |
| I _{SU} | current | Buck-boost configuration | - | 5 | - | μA | |
| V _{EN_TH} | DC-DC switching enable threshold | Voltage checked during T _{SAMPLE} | | 0.1 | 0.15 | V | |
| V _{IN_LV} | I | Boost configuration | V _{EN_TH} | - | V _{EOC} | V | |
| V _{IN_HV} | Input voltage range | Buck-boost configuration | V _{EN_TH} | - | 18 | | |
| R-ON _B | Low-side MOS resistance | | 0.5 | 1.0 | 1.5 | | |
| SR-ON _B | Synchronous rectifier MOS resistance | Boost configuration | 0.5 | 1.0 | 1.5 | Ω | |
| R-ON _{BB} | Low-side MOS resistance | | 1 | 1.5 | 2 | | |
| SR-ON _{BB} | Synchronous rectifier MOS resistance | Buck-boost configuration | 1 | 1.5 | 2 | Ω | |
| f _{SW} | Maximum allowed switching frequency | Boost and buck-boost configurations | - | - | 1 | MHz | |
| UVLO _H | Undervoltage lockout activation threshold | V _{STORE} increasing | - | 2.6 | 2.8 | V | |
| UVLO _L | Undervoltage lockout deactivation threshold | V _{STORE} falling | 2 | 2.1 | - | V | |
| $I_{L(PEAK)}$ | DC-DC input current high peak threshold | DC-DC active and input current rising (T _{AMB} = 25°C) | 85 | | 190 | mA | |
| I _{L(ZC)} | DC-DC output current low threshold | DC-DC active and input current falling (T _{AMB} = 25°C) | 0 | | 82 | mA | |
| T _{ON(MAX)} | DC-DC ON Time | DC-DC maximum ON time | | | 10 | μs | |
| T _{OFF(MIN)} | DC-DC OFF Time | DC-DC- minimum OFF time | 0.2 | | | μs | |
| MPPT | | | | | | | |
| T _{TRACKING} | MPPT tracking period | BATT_CHG low | 12 | | 20 | s | |
| T _{SAMPLE} | MPPT sampling time | BATT_CHG high | 0.3 | | 0.5 | s | |
| V_{MPP} | MPP pin voltage range | MPPT enabled, MPPT _{RATIO} = 50%, V _{MPP(MAX)} = 150mV, DC-DC switching (see Section 6.4 MPPT setting) | 0.075 | | V _{UVP} -0.1 | V | |
| MPP _{ACC} | MPP tracking accuracy | Boost and buck-boost configurations | 95 | | | % | |
| LDO | | | | | | | |
| V _{LDO1,2} | LDO1,2 adjusted output | LDO1_EN = 1 | | 1.8 | | | |
| VLDO1,2 | voltage | LDO2_EN = 1 | | 3.3 | | V | |
| A\/ | LDO1 dropout | V_{UVP} + 200 mV < $V_{STORE} \le 5.3$ V; I_{LDO1} = 100 mA | | | 0.5 | 0/ | |
| ΔV _{LDO1,2} | LDO2 dropout | 3.3 V < V _{UVP} + 200 mV < V _{STORE} ≤ 5.3 V; I _{LDO2} = 100 mA | | | 0.5 | % | |
| t_{LDO} | LDO1,2 START-up time | BATT_CONN = low; C _{LDO1,2} = 100 nF | - | - | 1 | ms | |
| . 40 | I _{OUT} max from LDO1 | | - | - | 200 | mA | |
| I _{LDO1,2} ⁽¹⁾ | I _{OUT} max from LDO2 | BATT_CONN= low | - | - | 200 | mA | |
| V _{LDO1,2_EN_H} | LDO1,2 enable input HIGH | | 1 | - | - | V | |
| V _{LDO1,2_EN_L} | LDO1,2 enable input LOW | | - | - | 0.5 | V | |
| Digital output | | I | | | | 1 | |

DS10044 - Rev 6 page 8/31



| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------|------------------------|------------------------------------|------|------|------|------|
| V _{BATT_CONN_L} | BATT_CONN voltage drop | 1 mA sink current; BATT_CONN = low | 40 | 70 | 150 | mV |
| V _{BATT_CHG_L} | BATT_CHG voltage drop | 1 mA sink current; BATT_CHG = low | 40 | 70 | 150 | mV |

^{1.} Guaranteed by design, not tested in production.

DS10044 - Rev 6 page 9/31



6 Functional description

The SPV1050 can be used as energy harvester or normal DC-DC converter, depending on the activation or deactivation of the embedded MPPT algorithm (by MPP_SET pin setting). Also, the IC offers both load overvoltage and under-voltage control, which fit with the most typical requirements of battery charger applications. The additional unregulated (STORE) and regulated (LDO1, LDO2) voltage rails makes the IC suitable to be used as power manager.

Independently by the activation/deactivation of the MPPT function, the DC-DC converter stage can be configured as boost or buck-boost by tying the CONF pin to the input source or to ground, respectively. See Figure 4. Boost configuration example and Figure 12. Buck-boost configuration example.

If the embedded MPPT algorithm is enabled (MPP and MPP_SET pins connected to input source by a resistor partitioning), the device periodically stops the switching of the DC-DC converter to do a sampling of the input voltage and to store it on the capacitor connected at MPP_REF pin. When the sampling time elapses, the IC restarts operating: if $V_{MPP} > V_{MPP_REF}$, then the DC-DC can switch according the internal driving sequence purposing the optimization of the conversion efficiency. The selection of the resistor partitioning at the input stage, according to the electrical characteristic of the harvested source, allows the IC to maximize the power extracted: see further details in Section 6.2 Boost configuration, Section 6.3 Buck-boost configuration and Figure 19. MPPT setup circuitry.

The MPPT algorithm can be disabled by shorting the MPP_SET pin to the STORE pin. In this application case the MPP_REF pin is usually connected to a voltage reference. In case of low impedance source (e.g. USB), the MPP_REF is normally connected to GND: the IC tries switching at highest duty cycle. In case of high impedance source (limited current capability, i.e. the source in unable to sustain the continuous switching at maximum duty cycle), the MPP_REF pin can be connected to a reference voltage ($V_{\rm EXT_REF}$) such that the IC stops switching when $V_{\rm MPP} < V_{\rm EXT_REF}$. This voltage reference can be set through a resistor ladder connected to STORE rail or to any other voltage reference available.

6.1 Battery voltage control

The IC integrates a pass transistor between the STORE and BATT pins to implement both the undervoltage and the overvoltage protection thresholds. These thresholds are respectively controlled by the pins UVP and EOC, normally connected to the STORE pin by a resistor partitioning. The respective voltages (V_{UVP} and V_{EOC}) are compared with the IC internal voltage reference (V_{BG} = 1.23 V, typical value).

Those protection thresholds guarantee the lifetime and the safety of the battery.

DS10044 - Rev 6 page 10/31






Figure 2. Battery management section

Before the first startup (cold start) the pass transistor is open, so that the leakage from the output is lower than 1 nA. The pass transistor is closed once the (rising) voltage on the STORE pin triggers the overvoltage threshold $V_{STORE(EOC)}$ (corresponding to $V_{EOC} > V_{BG}$). An internal hysteresis (EOC_{HYS}) sets the restart voltage level for DC-DC converter. The IC also offers the undervoltage protection threshold: the pass transistor is opened once the (falling) voltage on the STORE pin decreases down to the undervoltage threshold $V_{STORE(UVP)}$ (corresponding to $V_{LIVP} < V_{BG}$).

Referring to Figure 2. Battery management section, the design rules to set up the R4, R5 and R6 are the following:

Equation 1:

set the total output resistance (R_{OUT(TOT)} = R1 + R2 + R3) to minimize its leakage:

• $10 \text{ M}\Omega \leq R_{OUT(TOT)} \leq 20 \text{ M}\Omega$

Equation 2:

• R6 = $(V_{BG} / V_{EOC}) \times R_{OUT(TOT)}$

Equation 3:

• R5 = $(V_{BG} / V_{UVP}) \times R_{OUT(TOT)} - R6$

In addition, the IC provides two open drain digital outputs to an external microcontroller:

BATT CONN

This pin is pulled down when the pass transistor is closed. It will be released once the pass transistor will be opened. If used, this pin must be pulled up to the STORE rail by resistor (10 M Ω , typically).

BATT_CHG

This pin is pulled down when the DC-DC converter is switching, while it's released when it is not switching, i.e. it is high after STORE triggers $V_{STORE(EOC)}$ and until it drops by EOC_{HYS} , or when the $UVLO_L$ threshold is triggered, or during the sampling period (T_{SAMPLE}) of the MPPT algorithm. If used, this pin must be pulled-up to the STORE rail by a resistor (10 M Ω , typically).

DS10044 - Rev 6 page 11/31



For some applications (typically with battery or super-cap connected to BATT pin) it could be necessary to implement a reactivation hysteresis after undervoltage event (pass transistors status changes from closed to open): it avoids the undesired continuous system reset loop due to full discharge of the C_{STORE} at every triggering of the overvoltage threshold. The application solution is simply based on a diode (or p-channel MOSFET driven by $\overline{BATT_CONN}$) between STORE and BATT pins.

PASS TRANSISTOR PASS TRANSISTOR STORE BATT CONN STORE UVP UVP R_5 Batten Batten EOC EOC R_6 R_6 GND GND

Figure 3. Implementations examples of larger UVP hysteresis

6.2 Boost configuration

Figure 4. Boost configuration example below shows an example of boost application circuit.




Figure 4. Boost configuration example

In case of boost configuration, once the source is connected, the SPV1050 will start boosting the voltage on the STORE rail. In the range of $0 \le V_{STORE} < 2.6 \text{ V}$ the voltage boost is carried on by an integrated high-efficiency charge pump, while the DC-DC converter stage remains OFF.

Figure 5. Boost start-up shows the behavior of input voltage V_{IN} (voltage supplied by the source) and V_{STORE} at the start-up.

DS10044 - Rev 6 page 12/31






Figure 5. Boost start-up

In the range 2.6 V \leq V_{STORE} < V_{STORE}(EOC) the voltage on STORE rail is boosted by the DC-DC converter that operates driven by internal logic until V_{MPP} > V_{MPP_REF}. Switching activity of the DC-DC is controlled by internal logic: ON phase stops at triggering of I_{L(PEAK)} (peak current through the inductor) and can't be longer than T_{ON(MAX)}; OFF phase can't be shorter than T_{OFF(MIN)}. Also, purposing highest efficiency with low power source, the first ON phase after reactivation of the DC-DC is limited a triggering of I_{L(PEAK)} / 2.

If the MPPT mode is active, then the IC stops switching for ~400 ms (T_{SAMPLE}) every ~16 seconds ($T_{TRACKING}$). During the T_{SAMPLE} , the IC goes in high impedance and the open circuit voltage V_{OC} at input stage is sampled and stored by charging the C_{REF} (capacitor on the MPP_REF pin) through the MPP_SET pin.

Once the T_{SAMPLE} is elapsed, the DC-DC converter will start switching back: the IC impedance is set featuring the V_{IN} stays as close as possible to the V_{MPP_REF} . The periodic sampling of V_{OC} guarantees the best MPPT in case of source condition variations (e.g. irradiation/thermal gradient and/or temperature changes).

A resistor partitioning connected between the source and the pins MPP and MPP_SET has to be properly selected, in order to match the source manufacturer's specs: refer to Section 6.4 MPPT setting for further details.

Figure 6. MPPT tracking shows the input voltage waveform of a PV panel supplying

 V_{OC} = 1.25 V and V_{MP} = 1.05 V.

DS10044 - Rev 6 page 13/31






Figure 6. MPPT tracking

Once the voltage at STORE pin triggers the $V_{STORE(EOC)}$ the switching of the DC-DC converter stops until V_{STORE} decreases below the threshold defined by the internal hysteresis.




Figure 7. Triggering of V_{EOC} (BATT pin floating)

DS10044 - Rev 6 page 14/31



The following plots (Figure 8. Efficiency vs. input current; V_{OC} = 1.0 V, Figure 9. Efficiency vs. input current; V_{OC} = 1.5 V, Figure 10. Efficiency vs. input current; V_{OC} = 2.0 V, Figure 11. Efficiency vs. input current; V_{OC} = 2.5 V) show the power efficiency of the DC-DC converter configured in boost mode at T_{AMB} = 25 °C in some typical use cases at different open circuit voltages (MPPT_{RATIO} = 83%):

Figure 8. Efficiency vs. input current; V_{OC} = 1.0 V



Input current [mA]





Figure 10. Efficiency vs. input current; $V_{OC} = 2.0 \text{ V}$



DS10044 - Rev 6 page 15/31

AM03747

AM03745






Figure 11. Efficiency vs. input current; V_{OC} = 2.5 V

6.3 Buck-boost configuration

Figure 12. Buck-boost configuration example shows an example of buck-boost application circuit.




Figure 12. Buck-boost configuration example

In case of buck-boost configuration, once the harvested source is connected, the IN_HV and STORE pins will be internally shorted until V_{STORE} < 2.6 V. Figure 13. Buck-boost start-up (I_{IN} = 5 μ A) shows the behavior of the input voltage V_{IN_HV} and V_{STORE} at the start-up.

DS10044 - Rev 6 page 16/31






Figure 13. Buck-boost start-up ($I_{IN} = 5 \mu A$)

In the range 2.6 V \leq V_{STORE} < V_{STORE}(EOC)</sub> the integrated DC-DC switches until V_{MPP} > V_{MPP_REF}. If the MPPT function is active, then the IC stops switching for ~400ms (T_{SAMPLE}) every ~16 seconds (T_{TRACKING}). During the T_{SAMPLE}, the open circuit voltage V_{OC} of the input source is sampled and stored by charging the C_{REF} (capacitor on the MPP_REF pin) through the MPP_SET pin. Once the T_{SAMPLE} is elapsed, the DC-DC converter operates again driven by the internal logic and such that V_{IN} (voltage supplied by the source) stays as close as possible to the maximum power point of the source. The periodic sampling of V_{OC} guarantees the best MPPT in case of source condition variations (e.g. irradiation and/or temperature changes).

A resistor partitioning connected between the source and the pins MPP and MPP_SET has to be properly selected in order to match the electrical characteristics of the source given by the manufacturer. Please refer to Section 6.4 MPPT setting for further details.

Figure 14. MPPT tracking shows the MPPT tracking form in case of V_{OC} = 9.9 V and voltage at maximum power point V_{MP} = 8.2 V.

DS10044 - Rev 6 page 17/31






Figure 14. MPPT tracking

The following plots (Figure 15. Efficiency vs. input current - V_{OC} = 6V , Figure 16. Efficiency vs. input current - V_{OC} = 9V , Figure 17. Efficiency vs. input current - V_{OC} = 12V , Figure 18. Efficiency vs. input current - V_{OC} = 15V) show the power efficiency of the DC-DC converter configured in buck-boost mode at T_{AMB} = 25 °C in some typical use cases (MPPT_{RATIO} = 83%):




Figure 15. Efficiency vs. input current - V_{OC} = 6V

DS10044 - Rev 6 page 18/31



Figure 16. Efficiency vs. input current - V_{OC} = 9V




Figure 17. Efficiency vs. input current - V_{OC} = 12V





Figure 18. Efficiency vs. input current - V_{OC} = 15V



DS10044 - Rev 6 page 19/31



6.4 MPPT setting

When MPPT is enabled, the SPV1050 can regulate its impedance to extract the maximum power from the harvesting source. Typically, the datasheet of an harvesting source reports the main electrical characteristics: open circuit voltage (V_{OC}) and voltage at maximum power (V_{MP}); the MPPT_{RATIO} is consequently calculated as V_{MP}/V_{OC} . Referring to PV panels and TEGs, the V_{MP} and V_{OC} can change according to the external conditions (light irradiation, temperature), but usually the effect on MPPT_{RATIO} remains limited.

The highest MPPT accuracy of the SPV1050 can be achieved only by a proper selection of the resistors at the input stage (R1, R2, R3).




Figure 19. MPPT setup circuitry

AM03400

To select R1, R2 and R3 it is necessary to set some application parameters and then apply the below equations from 4 to 7.

- Electrical characteristics of the harvesting source
 - V_{OC(MAX)}, intended as V_{OC} at max operating condition of the source
 - MPPT_{RATIO}, intended as V_{MP}/V_{OC} at typical operating conditions of the source
- Application constraints
 - I_{LEAKAGE}, intended as the acceptable leakage through the resistors at the input stage
 - Usually, 0.1 μ A \leq I_{LEAKAGE} \leq 1 μ A fits for most of the applications.
- SPV1050 constraints
 - $V_{EN_TH~(MAX)} \le V_{MPP(MAX)} \le (V_{UVP(MIN)} 100 \text{ mV})$ ⇒ 150 mV ≤ $V_{MPP(MAX)} \le 2.1 \text{ V}$
 - $V_{MPP(MAX)} < V_{OC(MAX)}$

DS10044 - Rev 6 page 20/31



Equation 4:

 $R_{IN(TOT)} = R1 + R2 + R3 > (V_{OC(MAX)} / I_{LEAKAGE}) \times MPPT_{RATIO}$

Equation 5:

 $R1 = R_{IN(TOT)} \times [1 - (V_{MPP(MAX)} / V_{OC(MAX)})]$

Equation 6:

 $R2 = R_{IN(TOT)} \times (V_{MPP(MAX)} / V_{OC(MAX)}) \times (1 - MPPT_{RATIO})$

Equation 7:

 $R3 = R_{IN(TOT)} \times (V_{MPP(MAX)} / V_{OC(MAX)}) \times MPPT_{RATIO}$

Example:

Harvesting source is a PV panel with $V_{MP(TYP)}$ = 1.5 V and $V_{OC(TYP)}$ = 2.0 V (\Rightarrow MPPT_{RATIO} = 75%). At maximum light irradiation $V_{OC(MAX)}$ = 2.2 V.

 $V_{MPP(MAX)}$ could be set between 0.15 V and 2.1 V: in this example we can assume that $V_{MPP(MAX)} = 0.50$ V (= 33% of $V_{MP(TYP)}$).

In general, $V_{MPP(MAX)}$ depends on the power supplied by the PV panel at low light irradiation and on the minimum acceptable conversion efficiency of the DC-DC.

Hence set

- $V_{OC(MAX)} = 2.2 V$
- $V_{MPP(MAX)} = 0.5 V$
- I_{LEAKAGE} = 0.1 μ A

$$\begin{split} R_{IN(TOT)} &= (2.2 \text{ V} / 0.1 \text{ uA}) \times 0.75 = 16.5 \text{ M}\Omega \\ R1 &= 16.5 \text{ M}\Omega \times [\text{ 1 - } (0.5 \text{ V} / 2.2 \text{ V}) \text{]} = 12.75 \text{ M}\Omega \\ R2 &= 16.5 \text{ M}\Omega \times (0.5 \text{ V} / 2.2 \text{ V}) \times (1\text{- }0.75) = 0.94 \text{ M}\Omega \\ R3 &= 16.5 \text{ M}\Omega \times (0.5 \text{ V} / 2.2 \text{ V}) \times 0.75 = 2.81 \text{ M}\Omega \end{split}$$

Also, the MPPT accuracy can be strongly affected by an improper selection of the input capacitor. The input capacitance C_{IN} = 4.7 μ F generally covers the most typical use cases.

The energy extracted from the source, and stored on C_{IN} , is transferred to the load by the DC-DC converter through the inductor. The energy extracted by the inductor depends by the sink current: the higher input currents cause higher voltage drop on the input capacitance and this may result a problem for low voltage (< 1 V) and high energy (> 20 mA) sources. In such application cases the input capacitance has to be increased or, alternatively the L1 inductance has to be reduced.

During the T_{SAMPLE} time frame the input capacitor C_{IN} is charged up to V_{OC} by the source with a time constant (T1) resulting from the capacitance and the equivalent resistance R_{EQ} of the source.

In case of PV source, being I_{MP} the minimum operating current for MPPT, the R_{EQ} can be calculated as following:

Equation 8:

• $R_{EQ} = (V_{OC} - V_{MP}) / I_{MP} = V_{OC} \times (1 - MPP_{RATIO}) / I_{MP}$

Thus C_{IN} is calculated by the following formula:

Equation 9:

• C_{IN} ≤ T1 /R_{EQ}

The following plots (Figure 20. Energy harvester equivalent circuit, Figure 21. Voltage vs. time at different C values and fixed current) show the effect of different C_{IN} values on the time constant. If the capacitance is too high, the capacitor may not be charged within the T_{SAMPLE} = 400 ms time window, thus affecting the MPPT accuracy.

DS10044 - Rev 6 page 21/31



Figure 20. Energy harvester equivalent circuit





Figure 21. Voltage vs. time at different C values and fixed current



6.5 Power manager

The SPV1050 device works as a power manager by providing two regulated voltages on the LDO1 (1.8 V) and LDO2 (3.3 V) pins.

Each LDO can be selectively enabled or disabled by driving the related enable/disable pins LDO1_EN and LDO2_EN. The performances of the LDOs can be optimized by selecting a proper capacitor between the LDO output pin and ground. A 100 nF for each LDO pin is suitable for the most typical use cases. Figure 22. LDO1 turn on with 100 mA load and Figure 23. LDO2 turn on with 100 mA load show the behavior of the LDOs when a 100 mA load is connected.

DS10044 - Rev 6 page 22/31







Figure 22. LDO1 turn on with 100 mA load





Note that the internal logic inhibits both LDOs when the embedded pass transistor is open, that is when the battery is not connected. Also, the LDOs are both supplied by the STORE rail: if the input source is unable to sustain the current required by the load, then the missing energy will be supplied by the battery connected to the BATT pin. In this case, the current from the battery causes a voltage drop between STORE and BATT pins due to the resistance of the pass transistor:

 $V_{STORE} = V_{BATT} - (R_{BATT} * I_{LOAD})$. If V_{STORE} drops and UVP pin triggers the undevoltage threshold, then the pass transistor gets open and the load is no longer supplied until next end of charge condition is reached.

DS10044 - Rev 6 page 23/31




7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 Package and packing information

Figure 24. VFQFPN20 3 x 3 x 1 mm - 20-lead pitch 0.4 package outline



DS10044 - Rev 6 page 24/31




Table 4. VFQFPN20 3 x 3 x 1 mm - 20-lead pitch 0.4 package mechanical data

| Symbol | Dimensions [mm] ⁽¹⁾ | | | | |
|----------|--------------------------------|------|------|--|--|
| Syllibol | Min. | Тур. | Max. | | |
| А | 0.80 | 0.90 | 1.0 | | |
| A1 | - | 0.02 | 0.05 | | |
| A2 | - | 0.65 | 1.00 | | |
| A3 | - | 0.20 | - | | |
| b | 0.15 | 0.20 | 0.25 | | |
| D | 2.85 | 3.00 | 3.15 | | |
| D1 | - | 1.60 | - | | |
| D2 | 1.50 | 1.60 | 1.70 | | |
| E | 2.85 | 3.00 | 3.15 | | |
| E1 | - | 1.60 | - | | |
| E2 | 1.50 | 1.60 | 1.70 | | |
| е | 0.35 | 0.40 | 0.45 | | |
| L | 0.30 | 0.40 | 0.50 | | |
| ddd | - | - | 0.07 | | |

 [&]quot;VFQFPN" stands for "Thermally Enhanced Very thin Fine pitch Quad Packages No lead". Very thin: 0.80 < A ≤ 1.00 mm / fine pitch: e < 1.00 mm.

Figure 25. Reccomended footprint of VFQFPN20 3 x 3 x 1 mm - 20-lead pitch 0.4



DS10044 - Rev 6 page 25/31







Figure 26. Tape and reel design

Figure 27. Die form pad position (top view)



AM03440

DS10044 - Rev 6 page 26/31



Table 5. Die pad coordinates and pad size

| Combal | | Dimensions [mm] ⁽¹⁾ | |
|----------|-----------------|--------------------------------|--------------------|
| Symbol | X position [μm] | Y position [μm] | Pad dimension [µm] |
| IN_HV | -416.55 | 594.09 | |
| L_HV | -264.75 | 594.09 | |
| SUB | -126.87 | 594.09 | |
| PGND | 10.99 | 594.09 | |
| IN_LV | 142.65 | 594.09 | |
| PSTORE | 373.43 | 594.09 | |
| STORE | 594.09 | 455.22 | |
| BATT | 594.09 | 303.42 | |
| CONF | 594.09 | -6.9 | |
| LDO2 | 594.09 | -152.33 | |
| LDO1 | 594.09 | -310.59 | 81.05 x 81.05 |
| UVP | 439.39 | -594.09 | |
| EOC | 281.45 | -594.09 | |
| BATT_OK | 135.88 | -594.09 | |
| BATT_CHG | -18.03 | -594.09 | |
| LDO2_EN | -377.15 | -594.09 | |
| LDO1_EN | -594.09 | -430.77 | |
| GND | -594.09 | -278.97 | |
| MPP_REF | -594.09 | -135.06 | |
| MPP_SET | -594.09 | 148.12 | |
| MPP | -594.09 | 299.92 | |

 [&]quot;VFQFPN" stands for "Thermally Enhanced Very thin Fine pitch Quad Packages No lead". Very thin: 0.80 < A ≤ 1.00 mm / fine pitch: e < 1.00 mm.

DS10044 - Rev 6 page 27/31



8 Ordering information

| Order code | Op. temp. range [°C] | Package | Packing | |
|-------------|----------------------|----------------------|-------------------|--|
| SPV1050TTR | -40 to 85 | VFQFPN 3 x 3 x 1 20L | Tape and reel | |
| SPV1050-WST | -40 to 85 | Die form | Sawn tested wafer | |

DS10044 - Rev 6 page 28/31

Appendix A Application tips

In the DC-DC converters the energy is transferred from the input to the output through the inductor. During the ON phase of the duty cycle the inductor stores energy; during the OFF phase of the duty cycle the energy is released toward the output stage.




Figure 28. Inductor current and input voltage waveforms

The SPV1050 activates the driving signal of the DC-DC when $V_{MPP} > V_{MPP_REF}$. During the ON phase of the driving signal, the inductor is loaded for T_{ON} until one of the following events occurs:

- V_{STORF} triggers the overvoltage threshold
- The inductor current (I_L) triggers the internal threshold I_{L(PEAK)} (= 140 mA, typ.)
- T_{ON(MAX)} = 10 μs elapses

In the OFF phase the energy stored in the inductor will be released to the output stage: during T_{OFF} the I_L decreases to I_{LZC} . According to the internal controls of the IC, $T_{OFF(MIN)}$ = 0.2 μ s: in order to prevent I_L goes negative, the application must be designed such that the energy stored in the inductor during T_{ON} is always greater than, or equal to, the energy released during T_{OFF} . This goal can be achieved through the proper selection of R2 + R3. Thus, in order to guarantee $I_{L(MIN)}$ > 0, it must be:

Equation 10:

• $I_{L(MIN)} = I_H - (V_{STORE} - V_{IN}) \times (T_{OFF(MIN)}/L) > 0$

Equation 11

• $I_{L(MIN)} = (V_{IN}/L) \times T_{ON(MAX)} - (V_{STORE} - V_{IN}) \times (T_{OFF(MIN)}/L) > 0$

leading

Equation 12:

V_{IN} > V_{STORE} × (T_{OFF(MIN)}/(T_{ON(MAX)} + T_{OFF(MIN)}) = V_{STORE} / 51

As worst case for the above equation it can be considered V_{STORE} at the overvoltage level. The resistor R1, part of the partitioning at the input stage, can be used purposing the DC-DC switch-off before $I_{L(M|N)} \le 0$.

 $V_{MPP} = V_{IN} * (R2+R3)/(R1+R2+R3) < V_{EN} TH$

DS10044 - Rev 6 page 29/31



Revision history

Table 6. Document revision history

| Date | Version | Changes |
|-------------|---------|--|
| 25-Nov-2013 | 1 | Initial release. |
| 28-Aug-2014 | 2 | Document status promoted from preliminary data to production data, with comprehensive update of electrical characteristic sand graphic content throughout the document. |
| 18-Dec-2014 | 3 | Document status corrected to reflect current phase of product development. |
| 06-Aug-2015 | 4 | Minor text edits throughout the document. Added maximum values for R_{th} $_{j\text{-}c}$ and R_{th} $_{j\text{-}e}$ in Table 2: Thermal data, with associated footnote. Multiple changes to parameters, test conditions and values in Table 4: Electrical characteristics. Modified text in Section 6: Functional description and Section 6.4: MPPT setting. Removed order code SPV1050T from Table 7: Device summary, and modified package and packing values for order code SPV1050WST. Added Appendix A: Application tips |
| 17-May-2018 | 5 | Added Figure 26 on page 32. Minor modifications throughout the document |
| 12-Oct-2021 | 6 | Changed datasheet formatting. Front page: rephrased Features list and Description; extended Application list. Block diagram: added details of the input stage with internal control thresholds. Pin Description: rephrased descriptions of input and output stage pins. Electrical characteristics: minor editing fixes; added V _{EN_TH} , I _{L(PEAK)} , I _{L(ZC)} , T _{ON(MAX)} and T _{OFF(MAX)} parameters. Chapter 6: minor editing; added application examples for the management of larger UVP hysteresis. Chapter 6.4: reviewed calculation of input resistor partitioning. Deleted Appendix A. |

DS10044 - Rev 6 page 30/31



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS10044 - Rev 6 page 31/31

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Battery Management category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

MP26121DQ-LF-P NCP1855FCCT1G FAN54063UCX LC05132C01NMTTTG SN2040DSQR ME4075AM5G AP5054HTCER XPD977B

XPD977B18 4056H DW01 DW06 CM1002-UD CM1002-W CM1002-X CM1002-Y CM1006-B CM1006-Q CM1006-WB CM1006-LCD

CM1006-LBD CM1006-WF CM1006-LF CM1006-WG CM1006-WH CM1006-LG CM1003-S02BD CM1003-S09EA CM1003-S10ED

CM1003-S11ED CM1003-S12BC CM1003-S13CC CM1003-S24BC CM1003-S26BC CM1003-WAD CM1003-BBD CM1003-BFD

CM1003-BND CM1003-BLD CM1003-DAD CM1003-BMD CM1003-BPD CM1003-BKD CM1003-BAE CM1003-BHE CM1102B-FF

CM1102B-FD CM1102B-GD CM1112-DAE CM1112-DBE