


# ST1480AB ST1480AC

## 3.3 V powered, 15 kV ESD protected, up to 12 Mbps true RS-485/RS-422 transceiver

Datasheet - production data



## Features

- ESD protection
  - ±15 kV human body model
  - ±8 kV IEC 1000-4-2 contact discharge
- Operates from a single 3.3 V supply no charge pump required
- Interoperable with 5 V logic
- 1 µA low current shutdown mode max
- Guaranteed 12 Mbps data rate
- -7 to 12 common mode input voltage range
- Half duplex versions available
- Industry standard 75176 pinout
- Current limiting and thermal shutdown for driver overload protection
- Guaranteed high receiver output state for floating, shorted or terminated inputs with no signal present
- Allows up to 64 transceivers on the bus

## Description

The ST1480Ax is  $\pm$ 15 kV ESD protected, 3.3 V low power transceiver for RS-485 and RS-422 communications. The device contains one driver and one receiver in half duplex configuration.

The ST1480Ax transmits and receives at a guaranteed data rate of at least 12 Mbps.

All transmitter outputs and receiver inputs are protected to  $\pm 15$  kV using Human Body Model.

Driver is short-circuit current limited and is protected against excessive power dissipation by

thermal shutdown circuitry that places the driver outputs into a high-impedance state.

The ST1480Ax input has a true fail-safe feature that guarantees a logic high output if both inputs are open circuit, shorted together or in the presence of a termination with no signal on the bus.

Order codes	ler codes Temperature range Package		Packaging		
ST1480ACDR	0 to 70 °C	SO-8 (tape & reel)	2500 parts per reel		
ST1480ABDR	- 40 to 85 °C	SO-8 (tape & reel)	2500 parts per reel		

### Table 1. Device summary


March 2020

## Contents

1	Pin configuration
2	Truth tables
3	Maximum ratings 5
4	Electrical characteristics
5	Test circuits and typical characteristics9
6	Package mechanical data 17
7	Revision history



## 1 Pin configuration



## Figure 2. Pin description

Pin n°	Symbol	Name and function
1	RO	Receiver output. If A>B by 200 mV, RO is high; if A< B by 200 mV, RO is low
2	RE	Receiver Output Enable. RO is enabled when RE is low; RO is high impedance when RE is high. If RE is high and DE is low, the device enters a low power shutdown mode.
3	DE	Driver Output Enable. The driver outputs are enabled by bringing DE high. They are high impedance when DE is low. If RE is high DE is low, the device enters a low-power shutdown mode. If the driver outputs are enabled, the part functions as line driver, while they are high impedance, it functions as line receivers if RE is low.
4	DI	Driver input. A low on DI forces output A low and output B high. Similarly, a high on DI forces output A high and output B low
5	GND	Ground
6	А	Non-inverting receiver input and non-inverting driver output
7	В	Inverting receiver input and inverting driver output
8	V <sub>CC</sub>	Supply voltage: V <sub>CC</sub> = 3 V to 3.6 V



## 2 Truth tables

	Inputs			puts	Mada	
RE	DE	DI	В	Α	Mode	
Х	Н	Н	L	Н	Normal	
Х	Н	L	H L		Normal	
L	L	Х	Z	Z	Normal	
Н	L	Х	Z	Z	Shutdown	

Table 2. Truth table (driver)

Note: X= Don't care; Z=High impedance

		Inputs	Output	Mode
RE	DE	A-B	RO	wode
L	L	≥ +0.2 V	Н	Normal
L	L	≤ -0.2 V	L	Normal
L	L	Inputs open	Н	Normal
L	L	Inputs shorted	Н	Normal
н	L	Х	Z	Shutdown

Note: X= Don't care; Z=High impedance



## 3 Maximum ratings

Symbol	Р	Parameter		
V <sub>CC</sub>	Supply voltage	7	V	
VI	Control input voltage (RE, DE	-0.3 to 7	V	
V <sub>DI</sub>	Driver input voltage (DI)		-0.3 to 7	V
V <sub>DO</sub>	Driver output voltage (A, B)		± 14	V
V <sub>RI</sub>	Receiver input voltage (A, B)	± 14	V	
V <sub>RO</sub>	Receiver output voltage (RO)		-0.3 to (V <sub>CC</sub> + 0.3)	V
ESD	ESD protection voltage	Human body model	± 15	kV
230		IEC-1000-4-2 contact discharge	± 8	ΝV

### Table 4. Absolute maximum ratings

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.



## 4 Electrical characteristics

 $V_{CC}$  = 3 V to 3.6 V, TA = -40 to 85 °C, unless otherwise specified. Typical values are referred to TA = 25 °C).

Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
I <sub>SUPPLY</sub>	V <sub>CC</sub> Power supply current	No Load, DI=0 V or	$\frac{DE}{RE=0} V_{CC},$ RE=0 V or V <sub>CC</sub>		1.3	2.2	mA
		V <sub>CC</sub>	DE=0 V, RE=0 V		1.2	1.9	mA
I <sub>SHDN</sub>	Shutdown supply current	DE=0 V, RE=V <sub>CC</sub> , DI=0	V or V <sub>CC</sub>		0.002	1	μA

### Table 5. Electrical characteristics

## Table 6. Logic input electrical characteristics

Symbol	Parameter	Test condition	ons	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input logic threshold low	DE, DI, RE				0.8	V
V <sub>IH</sub>	Input logic threshold high	DE, DI, RE		2			V
I <sub>IN1</sub>	Logic input current	DE, DI, RE				± 2.0	μA
	Input ourrept (A D)		V <sub>IN</sub> =12 V			1	mA
I <sub>IN2</sub>	Input current (A, B)	DE=0V, $V_{CC}$ = 0 or 3.6V $V_{IN}$ =-7 V				-0.8	mA

## Table 7. Transmitter electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		$R_L$ = 100 $\Omega$ (RS-422) ( <i>Figure 1</i> )	2			V
V <sub>OD</sub>	Differential drive output	R <sub>L</sub> = 54 Ω (RS-485) ( <i>Figure 1</i> )	1.5			V
		R <sub>L</sub> = 60 Ω (RS-485) ( <i>Figure 3</i> )	1.5			V
ΔV <sub>OD</sub>	Change in magnitude of driver differential output voltage for complementary output states ( <i>Note: 1</i> )	R <sub>L</sub> = 54 Ω or 100 Ω ( <i>Figure 1</i> )			0.2	V
V <sub>OC</sub>	Driver common mode output voltage	R <sub>L</sub> = 54 Ω or 100 Ω ( <i>Figure 1</i> )			3	V
ΔV <sub>OC</sub>	Change in magnitude of driver common mode output voltage ( <i>Note: 1</i> )	R <sub>L</sub> = 54 Ω or 100 Ω ( <i>Figure 1</i> )			0.2	V
I <sub>OSD</sub>	Driver short circuit output current				±250	mA



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>TH</sub>	Receiver differential threshold voltage	$V_{CM} = -7 V$ to 12 V, DE = 0	-0.2		-0.015	V
$\Delta V_{TH}$	Receiver input hysteresis	V <sub>CM</sub> = 0 V		30		μV
V <sub>OH</sub>	Receiver output high voltage	I <sub>OUT</sub> = -4 mA, V <sub>ID</sub> = 200 mV, ( <i>Figure 9</i> )	2			V
V <sub>OL</sub>	Receiver output low voltage	I <sub>OUT</sub> = 4 mA, V <sub>ID</sub> = -200 mV, ( <i>Figure 4</i> )			0.4	V
I <sub>OZR</sub>	3-state (high impedance) output current at receiver	$V_{CC}$ = 3.6 V, $V_{O}$ = 0 V to $V_{CC}$			± 1	μA
R <sub>RIN</sub>	Receiver input resistance	V <sub>CM</sub> = -7 V to 12 V	24			kΩ
I <sub>OSR</sub>	Receiver short-circuit current	$V_{RO} = 0 V$ to $V_{CC}$	7		60	mA

Table 8.	Receiver	electrical	characteristics
----------	----------	------------	-----------------

## Table 9. Driver switching characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
D <sub>R</sub>	Maximum data rate		12	15		Mbps
t <sub>DD</sub>	Differential output delay	$R_L$ = 60 Ω, $C_L$ = 15 pF, ( <i>Figure 5</i> and <i>Figure 6</i> )		18	30	ns
t <sub>TD</sub>	Differential output transition time	$R_L$ = 60 Ω, $C_L$ = 15 pF, ( <i>Figure 5</i> and <i>Figure 6</i> )		12	20	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	$R_L$ = 27 $\Omega$ , $C_L$ = 15 pF, ( <i>Figure 9</i> and <i>Figure 10</i> )		18	30	ns
t <sub>PDS</sub>	t <sub>PLH -</sub> t <sub>PHL</sub>   propagation delay skew ( <i>Note 2</i> )	$R_L$ = 27 $\Omega$ , $C_L$ = 15 pF, ( <i>Figure 9</i> and <i>Figure 10</i> )		2	5	ns
t <sub>PZL</sub>	Output enable time	$R_L$ = 110 Ω, ( <i>Figure 11</i> and <i>Figure 12</i> )		19	35	ns
t <sub>PZH</sub>	Output enable time	$R_L$ = 110 Ω, ( <i>Figure 7</i> and <i>Figure 8</i> )		30	50	ns
t <sub>PHZ</sub>	Output disable time	$R_L$ = 110 Ω, ( <i>Figure 7</i> and <i>Figure 8</i> )		19	35	ns
t <sub>PLZ</sub>	Output disable time	$R_L$ = 110 Ω, ( <i>Figure 11</i> and <i>Figure 12</i> )		30	50	ns
t <sub>SKEW</sub>	Differential output delay skew			1	3	ns
t <sub>ZH(SHDN)</sub>	Driver enable from shutdown to output high			30	50	ns
t <sub>ZL(SHDN)</sub>	Driver enable from shutdown to output low			19	35	ns

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	V <sub>ID</sub> = 0 V to 3 V, C <sub>L1</sub> =15 pF ( <i>Figure 13</i> and <i>Figure 14</i> )		30	50	ns
t <sub>RPDS</sub>	t <sub>PLH -</sub> t <sub>PHL</sub>   propagation delay skew	V <sub>ID</sub> = 0 V to 3 V, C <sub>L1</sub> = 15 pF ( <i>Figure 13</i> and <i>Figure 14</i> )		1	3	ns
t <sub>PZL</sub>	Output enable time	C <sub>RL</sub> = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		10	20	ns
t <sub>PZH</sub>	Output enable time	$C_{RL}$ = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		10	20	ns
t <sub>PHZ</sub>	Output disable time	C <sub>RL</sub> = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		10	20	ns
t <sub>PLZ</sub>	Output disable time	C <sub>RL</sub> = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		10	20	ns
t <sub>ZH(SHDN)</sub>	Receiver enable from shutdown to output high	C <sub>RL</sub> = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		10	20	ns
t <sub>ZL(SHDN)</sub>	Receiver enable from shutdown to output low	C <sub>RL</sub> = 15 pF, ( <i>Figure 15</i> and <i>Figure 19</i> )		20	40	μs

### Table 10. Receiver switching characteristics


Note: 1  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the DI input changes state.

2 Measured on |t<sub>PLH</sub>(A)-t<sub>PHL</sub>(A)| and |t<sub>PLH</sub>(B)-t<sub>PHL</sub>(B)|

3 The transceivers are put into shutdown by bring RE high and DE low. If the input are in state for less than 80 ns, the part are guaranteed not to enter shutdown. If the inputs are in this state for at least 300 ns, the parts are guaranteed to have entered shutdown.



## 5 Test circuits and typical characteristics








Figure 4. Driver  $V_{\mbox{\scriptsize OD}}$  with varying common mode voltage test load



## Figure 5. Receiver $V_{OH}$ and $V_{OL}$ test circuit











Figure 6. Drive differential output delay transition time test circuit






### Figure 8. Drive enable and disable times test circuit











### Figure 9. Drive enable and disable times waveforms





## Figure 11. Drive propagation time waveform











Figure 12. Drive enable and disable times test circuit

















Figure 15. Receiver propagation delay time waveforms









Figure 17. Receiver enable and disable times waveform








### Figure 18. Receiver enable and disable times waveform





### Figure 20. Receiver enable and disable times waveform






Figure 21. Receiver output current vs output low voltage




Figure 23. Low level driver output capability




Figure 25. Receiver input characteristics




Figure 22. Receiver output current vs output high voltage




Figure 24. High level driver output capability




Figure 26. Driver short circuit current







Figure 27. Driver short circuit current






## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

Dim	mm				
Dim.	Min.	Тур.	Max.		
A			1.75		
A1	0.10		0.25		
A2	1.25				
b	0.28		0.48		
с	0.17		0.23		
D	4.80	4.90	5.00		
E	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е		1.27			
h	0.25		0.50		
L	0.40		1.27		
L1		1.04			
k	0°		8°		
CCC			0.10		

Table 11. SO-8 mechanical data

### Figure 28. Drawing dimension SO-8





# 7 Revision history

Date	Revision	Changes
02-May-2006	2	Order codes updated.
19-Nov-2007	3	Added Table 2.
24-Jul-2013	4	Updated: ECOPACK section in Chapter 6. Corrected: unit of measurement in Table 9 (Receiver input hysteresis from V to $\mu$ V). Minor text changes.
18-Mar-2020	5	Updated <i>Table 1</i> , <i>Table 3</i> and V <sub>IL</sub> parameter in <i>Table 6</i> . Removed DIP-8 package.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NLU1GT126CMUTCG PI74FCT3244L MC74HCT365ADTR2G Le87401NQC Le87402MQC 028192B 042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7 CD4502BE 5962-8982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G NL17SH125P5T5G NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG 74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG LE87100NQC LE87290YQC LE87290YQCT LE87511NQC LE87511NQCT LE87557NQC LE87557NQCT LE87614MQC LE87614MQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NLV74VHC125DTR2G