### STD7LN80K5



# N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STD7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STD7LN80K5	7LN80K5	DPAK	Tape and reel	

Contents STD7LN80K5

## Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15

STD7LN80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>GS</sub>	Gate-source voltage	± 30	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	5	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	3.4	Α	
I <sub>D</sub> <sup>(2)</sup>	Drain current (pulsed)	20	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	85	W	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns	
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50 V		
T <sub>stg</sub>	Storage temperature	55 to 150		
Tj	Operating junction temperature	- 55 to 150 °C		

#### Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.47	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetetive or not repetetive (pulse width limited by $T_{jmax}$ )	1.5	А
Eas	(Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ ; $V_{DD}$ = 50 V)	200	mJ

 $<sup>^{(1)}</sup>$ Limited by maximum junction temperature.

 $<sup>\</sup>ensuremath{^{(2)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(3)}</sup>$ I<sub>SD</sub>  $\leq$  5 A, di/dt  $\leq$  100 A/µs; V<sub>DS peak</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub>=640 V

 $<sup>^{(4)}</sup>V_{DS} \le 640 \text{ V}$ 

 $<sup>^{(1)}\!</sup>When$  mounted on FR-4 board of 1 inch², 2 oz Cu

Electrical characteristics STD7LN80K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zoro goto voltago Droin	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I <sub>DSS</sub>	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	270	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	22	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.5	-	pF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent capacitance energy related		-	17	-	nC
C <sub>o(tr)</sub> <sup>(2)</sup>	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	48	-	nC
$R_g$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0 A	-	7.5	-	Ω
$Q_g$	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 5 A, V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	12	-	nC
$Q_{gs}$	Gate-source charge		-	2.6	-	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	8.6	-	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega,$	-	9.3	ı	ns
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time	-	6.7	-	ns
t <sub>d(off)</sub>	Turn-off-delay time		-	23.6	-	ns
t <sub>f</sub>	Fall time	waveform")	-	17.4	-	ns



 $<sup>^{(1)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		ı		5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD}=5 A, V_{GS}=0 V,$	ı		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	1	276		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	2.13		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	15.4		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,	ı	402		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.79		μC
I <sub>RRM</sub>	Reverse recovery current		-	13.9		Α

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-		V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>&</sup>lt;sup>(1)</sup>Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.2 Electrical characteristics (curves)






Figure 3: Thermal impedance  $K = \frac{GC20460}{10^{-1}}$   $\delta = 0.5$   $\delta = 0.2$   $\delta = 0.05$   $\delta = 0.02$   $\delta = 0.01$   $\delta = 0.01$   $\delta = 0.01$  Single pulse  $10^{-3}$   $10^{-5}$   $10^{-4}$   $10^{-3}$   $10^{-2}$   $10^{-1}$   $t_p(s)$ 





STD7LN80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

f = 1 MHz

Coss
C<sub>RSS</sub>

10<sup>-1</sup>

10<sup>-1</sup>

10<sup>-1</sup>


10<sup>-1</sup>


10<sup>0</sup>


10<sup>1</sup>

10<sup>2</sup>

V<sub>DS</sub> (V)







Test circuits STD7LN80K5

### 3 Test circuits

rest circuits




Figure 15: Test circuit for gate charge behavior

12 V 47 kΩ 100 nF 1 kΩ

Vos 16 CONST 100 nF 1 kΩ

AM01466y1

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STD7LN80K5 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 DPAK (TO-252) type A2 package information

Figure 20: DPAK (TO-252) type A2 package outline




Table 10: DPAK (TO-252) type A2 mechanical data

Dim	mm					
Dim.	Min.	Тур.	Max.			
A	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
С	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1	4.95	5.10	5.25			
Е	6.40		6.60			
E1	5.10	5.20	5.30			
е	2.16	2.28	2.40			
e1	4.40		4.60			
Н	9.35		10.10			
L	1.00		1.50			
L1	2.60	2.80	3.00			
L2	0.65	0.80	0.95			
L4	0.60		1.00			
R		0.20				
V2	0°		8°			

Package information STD7LN80K5





Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)

STD7LN80K5 Package information

## 4.2 DPAK (TO-252) packing information

Figure 22: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 23: DPAK (TO-252) reel outline

Table 11: DPAK (TO-252) tape and reel mechanical data

AM06038v1

	Таре	· · · · · ·	Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Ш	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty. 2500		2500
P1	7.9	8.1	Bulk qty. 2500		2500
P2	1.9	2.1	·		
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD7LN80K5 Revision history

# 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
16-Dec-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B