## Electronic fuse for 3.3 V and 5 V lines

## Datasheet - production data



## Features

- Power MOSFET on-resistance (typ.): $40 \mathrm{~m} \Omega$
- Enable function
- Output clamp voltage (typ.): 5.7 V in 5 V mode, and 3.8 V in 3.3 V mode
- Undervoltage lockout
- Short-circuit limit
- Overload foldback current limit
- Controlled soft-start
- Thermal auto-retry
- Internal sensing FET
- Operative temp. range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Available in DFN 3x3 10L package


## Description

The STEF4S is an integrated electronic fuse optimized for monitoring the output current and the input voltage. It can be connected in series to 3.3 V or 5 V rails, protecting the electronic circuitry on its output from overcurrent and overvoltage. The operating mode ( 5 V or 3.3 V ) can be selected by a dedicated pin. The STEF4S has a controlled turn-on time, adjustable by an external capacitor. When an overload condition occurs the device limits the output current to a
predefined safe value. If the anomalous overload condition persists it goes into an open state, disconnecting the load from the power supply. If a continuous short-circuit is present on the board, the E-fuse limits the output current to a safe value.

In case of overvoltage on the input, the device clamps the output voltage to a predefined value and protects the load.

If the anomalous fault condition persists, the internal thermal protection circuit shuts down the device and then automatically attempts to resupply the load until the fault condition is removed.

Unlike mechanical fuses, which must be physically replaced after a single event, the Efuse does not degrade in its performance after short-circuit/thermal protection interventions.

## Applications

- Hard disk drives
- Solid state drives (SSD)
- Hard disk and SSD arrays
- Set-top boxes
- DVD and blu-ray disc drivers

Table 1. Device summary

| Order code | Package | Packing |
| :---: | :---: | :---: |
| STEF4SPUR | DFN $3 \times 3-10 \mathrm{~L}$ | Tape and reel |

## Contents

1 Block diagram ..... 3
2 Pin configuration ..... 4
3 Maximum ratings ..... 5
4 Electrical characteristics ..... 6
5 Typical characteristics ..... 8
5.1 Operating modes ..... 9
5.1.1 Turn-on ..... 9
5.1.2 Normal operating condition ..... 9
5.1.3 Output voltage clamp ..... 9
5.1.4 Current limiting ..... 9
5.1.5 Thermal shutdown and auto-retry function ..... 9
5.2 Startup time and CSS calculation ..... 9
5.3 UVLO and voltage clamp selection ..... 10
5.4 Enable pin ..... 10
6 Typical performance characteristics ..... 11
7 Package information ..... 14
7.1 DFN6 3×3-10L package information ..... 15
7.2 DFN6 3x3-10L packing information ..... 18
8 Revision history ..... 21

## Block diagram

Figure 1. Device block diagram


## 2 Pin configuration

Figure 2. Pin configuration (top view)


Table 2. Pin description

| ${\text { Pin } \mathbf{n}^{\circ}}$ | Symbol | Note |
| :---: | :---: | :--- |
| $1,2,3$ | $\mathrm{~V}_{\text {IN }}$ | Input supply voltage pin |
| 4 | $\mathrm{~V}_{\mathrm{CP}}$ | Voltage clamping and UVLO selection pin (high state 5 V, low state 3.3 V) |
| 5 | GND | Ground pin (can be left floating if TAB is connected to GND) |
| 6 | SST | Soft-start time selection pin. A capacitor can be connected between this pin and GND to <br> increase the startup time |
| 7 | EN | Enable pin (active high) |
| $8,9,10$ | $\mathrm{~V}_{\text {OUT }}$ | Output voltage pin |
| EXP | GND | Exposed pad is internally connected to GND |

## 3 Maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Positive power supply voltage | -0.3 to 15 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output voltage | -0.3 to 7 | V |
| $\mathrm{~V}_{\mathrm{CP}}$ | UVLO and voltage clamp selection pin | -0.3 to $\mathrm{V}_{\text {IN }}$ | V |
| EN | Enable pin | -0.3 to $\mathrm{V}_{\text {IN }}$ | V |
| SST | Soft-start time selection pin | -0.3 to 4.6 | V |
| $\mathrm{~T}_{J}$ | Max. junction temperature ${ }^{(1)}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature (soldering) 10 s | 260 | ${ }^{\circ} \mathrm{C}$ |

1. The thermal limit is set above the maximum thermal rating. It is not recommended the device to operate at temperatures greater than the maximum ratings for extended periods of time.

Note: $\quad$ Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Thermal resistance junction-ambient | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thJC }}$ | Thermal resistance junction-case | 2.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 4 Electrical characteristics

Unless otherwise specified, typical values are referred to $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{CP}}=\mathrm{GND}, \mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{~T}=25^{\circ} \mathrm{C}$, min. and max. values are referred to $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Table 5. STEF4S electrical characteristic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Operating input voltage |  |  |  | 10 | V |
| Under/overvoltage protection, 3.3 V mode |  |  |  |  |  |  |
| $\mathrm{V}_{\text {Clamp }}$ | Output clamping voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{CP}}=\mathrm{GND}$ | 3.6 | 3.8 | 4.0 | V |
| $\mathrm{V}_{\text {UVLO }}$ | Under voltage lockout | $\mathrm{V}_{\mathrm{CP}}=\mathrm{GND},$ <br> Turn-on, voltage going up | 2.2 | 2.3 | 2.4 | V |
| $\mathrm{V}_{\text {Hyst }}$ | UVLO hysteresis | $\mathrm{V}_{\mathrm{CP}}=\mathrm{GND}$ | 50 | 90 | 130 | mV |
| Under/overvoltage protection, 5 V mode |  |  |  |  |  |  |
| $\mathrm{V}_{\text {Clamp }}$ | Output clamping voltage | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{CP}}=\mathrm{V}_{\text {IN }}$ | 5.4 | 5.7 | 6.0 | V |
| V UVLO | Under voltage lockout | $V_{C P}=V_{I N}$, <br> Turn-on, voltage going up | 3.4 | 3.6 | 3.8 | V |
| $\mathrm{V}_{\text {Hyst }}$ | UVLO hysteresis | $\mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\text {IN }}$ | 60 | 105 | 150 | mV |
| Power MOSFET |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | ON-resistance |  |  | 40 |  |  |
|  | $\mathrm{R}_{\text {DS(on) }}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) / \mathrm{l}_{\text {OUT }}$ | $\mathrm{T}_{\mathrm{j}}=8{ }^{\circ} \mathrm{C}^{(1)}$ |  |  | 70 | $\Omega$ |
| Current limit |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{OL}}$ | Protection trip current |  |  | 5 |  | A |
| $\mathrm{I}_{\text {Lim }}$ | Overload current limit |  | 5 | 7 | 9 | A |
| ${ }^{\text {Short }}$ | Short-circuit current limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 3 |  | A |
| Soft-start circuit |  |  |  |  |  |  |
| $\mathrm{T}_{\text {ss }}$ | Output voltage ramp time | From $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {UVLO }}$ to $\mathrm{V}_{\text {OUT }}=90 \%$, no $\mathrm{C}_{\mathrm{SS}}$ |  | 0.6 |  | ms |
|  |  | From $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {UVLO }}$ to $\mathrm{V}_{\text {OUT }}=90 \%$, $\mathrm{C}_{\mathrm{SS}}=100 \mathrm{nF}$ | 16 | 23 | 30 |  |
| Enable pin thresholds |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EN} \text {-L }}$ | Enable pin switch-off voltage | Output disabled |  |  | 0.4 | V |
| $\mathrm{V}_{\text {EN-H }}$ | Enable pin switch-on voltage | Output enabled | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{CP}}$ pin thresholds |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CP-L }}$ | 3.3 V mode selection threshold | 3.3 V mode enabled |  |  | 0.4 | V |
| $\mathrm{V}_{\text {CP-H }}$ | 5 V mode selection threshold | 5 V mode enabled | 2 |  |  | V |
| Total device |  |  |  |  |  |  |

Table 5. STEF4S electrical characteristic (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {Bias }}$ | Bias current | ON state, $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 50 | 65 | $\mu \mathrm{A}$ |
|  |  | OFF state, $\mathrm{V}_{\mathrm{EN}}=\mathrm{GND}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 15 |  |  |
| $\mathrm{V}_{\text {min }}$ | Minimum operating voltage | Device is in OFF state ( $\left.\mathrm{V}_{\text {OUT }}=0\right)$ | 2 |  |  | V |
| Thermal latch |  |  |  |  |  |  |
| TSD | Shutdown temperature |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 20 |  |  |

1. Guaranteed by design, not tested in production.

## $5 \quad$ Typical characteristics

Figure 3. Application circuit


### 5.1 Operating modes

### 5.1.1 Turn-on

When the input voltage is applied and the EN pin is high, the output voltage is supplied with a slope defined by the internal dv/dt circuitry. If no additional capacitor is connected to $\mathrm{C}_{S S}$ pin, the total time from the enable signal going high and the output voltage reaching the nominal value is around 0.6 ms .

### 5.1.2 Normal operating condition

The STEF4S E-fuse behaves like a mechanical fuse, buffering the circuitry on its output with the same voltage shown at its input, apart from a small voltage fall due to the MOSFET $R_{D S(o n)}$.

### 5.1.3 Output voltage clamp

The internal voltage clamp circuit clamps the output voltage to the $\mathrm{V}_{\text {Clamp }}$ values reported in Table 5 if the input voltage exceeds the typical thresholds of 3.8 V in the 3.3 V mode and 5.7 V in the 5 V mode.

### 5.1.4 Current limiting

When an overload event occurs, the current limiting circuit reduces the conductivity of the power MOSFET, in order to clamp the input current at the pre-programmed value. The current limit circuit has a foldback characteristic to reduce the power dissipation over the power MOSFET in short-circuit condition.

### 5.1.5 Thermal shutdown and auto-retry function

If the device temperature exceeds the thermal shutdown threshold, typically $140^{\circ} \mathrm{C}$, the thermal shutdown circuitry turns the power MOSFET off and disconnects the load. Once the die temperature has decreased about $20^{\circ} \mathrm{C}$ the device automatically attempts to apply again the power to the load (auto-retry). This cycle persists until the fault condition is removed.

### 5.2 Startup time and $\mathrm{C}_{\mathrm{SS}}$ calculation

Connecting a capacitor between the $\mathrm{C}_{S S}$ pin and GND allows the modification of the output voltage startup time. The startup time ( $\mathrm{T}_{\mathrm{ss}}$ ) is defined as the time interval between the device UVLO threshold, which has been overcome, and $\mathrm{V}_{\text {OUT }}$, which has reached $90 \%$ of the nominal value as shown in Figure 4.

The below Table 6 shows the typical startup time obtained with the industry-standard values of $\mathrm{C}_{\mathrm{SS}}$.

Table 6. Startup time vs. $\mathrm{C}_{\text {ss }}$ capacitor value

| Parameter | Value |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{ss}}[\mathrm{nF}]$ | None | 10 | 47 | 100 |
| $\mathrm{~T}_{\mathrm{ss}}[\mathrm{ms}]$ | 0.6 | 2.3 | 10.8 | 23 |

The capacitance to be added to $\mathrm{C}_{S S}$ pin can be also estimated by using the following theoretical formula:

## Equation 1

$$
\mathrm{C}_{\mathrm{SS}}=4.35 \times 10^{-6} \times \mathrm{Tss}
$$

The above value is not valid if $\mathrm{C}_{S S}$ is not connected. $\mathrm{C}_{S S}$ is expressed in Farad and the time in seconds.

A ceramic low leakage capacitor is suggested for this purpose. The formula is meant as a theoretical support to choose the $\mathrm{C}_{S S}$ capacitor and it does not take into account the capacitor tolerance, temperature and process variations.

Figure 4. Startup time


### 5.3 UVLO and voltage clamp selection

The device can be used either on the 3.3 V or on the 5 V lines. The operating mode can be selected through the $\mathrm{V}_{\mathrm{CP}}$ pin.
If this pin is set at high level $\left(\mathrm{V}_{\mathrm{CP}}>2 \mathrm{~V}\right)$ the operating mode is 5 V . In this mode the UVLO threshold is 3.6 V typical, the clamping voltage is set to 5.7 V .

If the $\mathrm{V}_{\mathrm{CP}}$ pin is pulled to low level $\left(\mathrm{V}_{\mathrm{CP}}<0.4 \mathrm{~V}\right)$, the operating mode is 3.3 V . In this mode the UVLO threshold is 2.3 V typical, the clamping voltage is set to 3.8 V .

### 5.4 Enable pin

The EN pin is used to turn on/off the device. The device is disabled when the EN pin voltage is lower than 0.4 V , enabled if the EN pin voltage is higher than 2 V .

## 6 Typical performance characteristics

(The following plots are referred to the typical application circuit and, unless otherwise noted, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


Figure 6. $\mathbf{R}_{\text {DS(on) }}$ vs temperature (5 V)


Figure 7. Clamping voltage vs temperature (3.3 V)


Figure 8. Clamping voltage vs temperature (5 V)


Figure 9. UVLO threshold vs temperature (3.3 V) $\operatorname{Figure} 10$. UVLO threshold vs temperature (5 V)


Figure 11. Bias current vs temperature (3.3 V)


AM13862V1

Figure 13. Shutdown current vs temperature (3.3 V)


AM13864V1


Figure 12. Bias current vs temperature (5 V)


Figure 14. Shutdown current vs temperature (5 V)


AM13865V1

Figure 15. Trip point, overload and short-circuit current (3.3 V)


Figure 16. Trip point, overload and short-circuit current ( 5 V )


Figure 18. Startup into short-circuit (5 V)


Figure 19. Soft-start behavior (3.3 V)


Figure 20. Soft-start behavior (5 V)


## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 7.1 DFN6 3x3-10L package information

Figure 21. DFN6 3x3-10L package outline


Table 7. DFN6 3x3-10L mechanical data

| Dim. | mm |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| A | 0.70 | 0.75 | 0.80 |  |
| A1 | 0.00 | 0.02 | 0.05 |  |
| b | 0.18 | 0.25 | 0.30 |  |
| D |  | 3.00 |  |  |
| E | 2.234 | 3.00 |  |  |
| e | 1.496 | 0.5 | 2.484 |  |
| D2 | 0.20 | 1.646 | 1.746 |  |
| E2 | 0.30 | 0.40 |  |  |
| K |  | 0.05 |  |  |
| L |  | 0.10 |  |  |
| aaa |  | 0.10 |  |  |
| bbb |  | 0.05 |  |  |
| ccc |  | 0.08 |  |  |
| ddd |  |  |  |  |
| eee |  |  |  |  |

Figure 22. DFN6 3x3-10L recommended footprint


Notes:

1) This footprint is able to ensure insulation up to 60 Vrms (according to CEI IEC 664-1) 2) The device must be positioned within | $\phi$ | 0.02 | $A$ | $B$ |
| :--- | :--- | :--- | :--- |

### 7.2 DFN6 3x3-10L packing information

Figure 23. Tape for DFN6 3x3-10L


Figure 24. Reel for DFN6 3x3-10L


Figure 25. Schematic drawing orientation


Note: Drawing not in scale

Table 8. DFN6 3x3 10L tape and reel mechanical data

| Dim. | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A0 | 3.20 | 3.30 | 3.40 |
| B0 | 3.20 | 3.30 | 3.40 |
| K0 | 1 | 1.10 | 1.20 |

## 8 Revision history

Table 9. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 23-Oct-2013 | 1 | Initial release. |
| 02-Dec-2014 | 2 | Updated Section 4: Electrical characteristics, Section 7: Package <br> information and Figure 3: Application circuit. <br> Minor text changes. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2014 \text { STMicroelectronics - All rights reserved }
$$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Hot Swap Voltage Controllers category:
Click to view products by STMicroelectronics manufacturer:
Other Similar products are found below :
LTC4227CUFD-4\#PBF LTC4212IMS MAX16141ADF/V+ ADM1075-2ARUZ-RL7 LM5067MW-1/NOPB MAX5969BETB+T MIC22700YML-TR LT1640LIS8\#PBF LTC4217CDHC-12\#PBF LT4294HDD\#PBF LTC4253CGN\#PBF LTC4260IGN\#PBF LTC4211CMS8\#PBF LTC4230CGN\#PBF LTC4224IMS-1\#PBF LTC4216IMS\#PBF LTC4212IMS\#PBF LTC4260CGN\#PBF LTC4227CGN-2\#PBF LTC4244IGN\#PBF LTC4212CMS\#PBF LT4250HCN8\#PBF ADM1276-3ACPZ-RL LTC4226IUD-1\#PBF ADM1075-2ACPZ ADM1075-1ACPZ ADM1073ARUZ ADM1073ARUZ-REEL7 ADM1075-1ARUZ ADM1075-2ARUZ ADM1170-1AUJZ-RL7 ADM1171-2AUJZ-RL7 ADM1172-1AUJZ-RL7 ADM1172-2AUJZ-RL7 ADM1177-1ARMZ-R7 ADM1177-2ARMZ-R7 ADM1275-3ARQZ ADM1275-1ARQZ ADM1275-3ARQZ-R7 ADM1276-3ACPZ ADM4210-1AUJZ-RL7 ADM1275-2ARQZ ADM1070ARTZ-REEL7 LTC1645IS\#PBF LTC1645CS\#PBF LTC4251BIS6-1\#TRMPBF LTC1422IS8\#PBF LT1641CS8\#PBF LT1640HCS8\#PBF LT1640HIS8\#PBF

