

# ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI

Datasheet - production data

#### **Features**

#### Memories


- 8 Kbytes single voltage Flash Program memory with Read-out protection
- In-circuit programming and in-application programming (ICP and IAP)
- 10K write/erase cycles guaranteed
- Data retention: 20 years at 55 °C
- Temperature ranges:
- -40 °C to +85 °C
- -40 °C to +105 °C
- 384 bytes RAM
- · Clock, reset and supply management
  - Enhanced reset system
  - Enhanced low voltage supervisor (LVD) for main supply and an auxiliary voltage detector (AVD) with interrupt capability for implementing safe power-down procedures
  - Clock sources: internal 1% RC oscillator, crystal/ceramic resonator or external clock
  - Internal 32-MHz input clock for auto-reload timer
  - Optional x4 or x8 PLL for 4 or 8 MHz internal clock
  - Five power saving modes: Halt, Active-halt, Wait and Slow, Auto-wakeup from Halt

#### I/O ports

- Up to 15 multifunctional bidirectional I/O lines
- 7 high sink outputs

#### 4 timers

- Configurable watchdog timer
- Two 8-bit Lite timers with prescaler
- 1 real-time base and 1 input capture
- One 12-bit auto-reload timer with 4 PWM outputs, input capture and output compare functions



- 1 communication interface
  - SPI synchronous serial interface.
- Interrupt management
  - 10 interrupt vectors plus TRAP and RESET
  - 15 external interrupt lines (on 4 vectors)
- A/D converter
  - 7 input channels
  - Fixed gain op-amp
  - 13-bit resolution for 0 to 430 mV
     (@ 5 V V<sub>DD</sub>)
  - 10-bit resolution for 430 mV to 5 V (@ 5 V  $\rm V_{DD})$
- Instruction set
  - 8-bit data manipulation
  - 63 basic instructions with illegal opcode detection
  - 17 main addressing modes
  - 8 x 8 unsigned multiply instructions
- Development tools
  - Full hardware/software development package
  - DM (debug module)

# **Contents**

1	Des	cription
2	Pin	description15
3	Reg	ister & memory map
4	Flas	h program memory
	4.1	Introduction
	4.2	Main features
	4.3	Programming modes
		4.3.1 In-circuit programming (ICP)
		4.3.2 In-application programming (IAP)
	4.4	ICC interface
	4.5	Memory protection
		4.5.1 Read-out protection
		4.5.2 Flash write/erase protection
	4.6	Related documentation 24
	4.7	Register description
5	Data	EEPROM
	5.1	Introduction
	5.2	Main features
	5.3	Memory access
	5.4	Power saving modes
	5.5	Access error handling
	5.6	Data EEPROM Read-out protection
	5.7	Register description
6	Cen	tral processing unit
	6.1	Introduction
	6.2	Main features
	6.3	CPU registers



7	Supp	oly, reset and clock management
	7.1	Internal RC oscillator adjustment
	7.2	Phase locked loop (PLL)
	7.3	Register description
	7.4	Multi-oscillator (MO)
	7.5	Reset sequence manager (RSM)
		7.5.1 Introduction
		7.5.2 Asynchronous external RESET pin
		7.5.3 External power-on RESET
		7.5.4 Internal low voltage detector (LVD) RESET
		7.5.5 Internal watchdog RESET
	7.6	System integrity management (SI)
		7.6.1 Low voltage detector (LVD)
		7.6.2 Auxiliary Voltage Detector (AVD)
		7.6.3 Low power modes
		7.6.4 Register description
8	Inter	rupts4
	8.1	Non maskable software interrupt
	8.2	External interrupts
	8.3	Peripheral interrupts
9	Powe	er saving modes
	9.1	Introduction
	9.2	SLOW mode
	9.3	WAIT mode
	9.4	HALT mode
		9.4.1 HALT mode recommendations
	9.5	ACTIVE-HALT mode
	9.6	Auto-wakeup from HALT mode
	0.0	9.6.1 Register description
10	a O/I	orts
	10.1	Introduction
	10.2	Functional description



		10.2.1	Input modes
		10.2.2	Output modes65
		10.2.3	Alternate functions
	10.3	I/O port	implementation
	10.4	Unused	I/O pins
	10.5	Low pov	wer modes
	10.6	Interrup	ts
	10.7	Device-	specific I/O port configuration
11	On-c	hip peri <sub>l</sub>	pherals
	11.1	Watchd	og timer (WDG)
		11.1.1	Introduction
		11.1.2	Main features
		11.1.3	Functional description72
		11.1.4	Hardware watchdog option73
		11.1.5	Interrupts
		11.1.6	Register description
	11.2	12-bit a	utoreload timer 2 (AT2)
		11.2.1	Introduction
		11.2.2	Main features
		11.2.3	Functional description
		11.2.4	Low power modes
		11.2.5	Interrupts79
		11.2.6	Register description
	11.3	Lite time	er 2 (LT2) 86
		11.3.1	Introduction
		11.3.2	Main features
		11.3.3	Functional description
		11.3.4	Low power modes
		11.3.5	Interrupts
		11.3.6	Register description
	11.4	-	eripheral interface (SPI)
		11.4.1	Introduction
		11.4.2	Main features
		11.4.3	General description
		11.4.4	Clock phase and clock polarity



		11.4.5	Error Flags	96
		11.4.6	Low power modes	99
		11.4.7	Interrupts	100
		11.4.8	Register description	100
	11.5	10-bit <i>A</i>	A/D converter (ADC)	103
		11.5.1	Introduction	103
		11.5.2	Main features	104
		11.5.3	Functional description	104
		11.5.4	Low power modes	106
		11.5.5	Interrupts	106
		11.5.6	Register Description	106
12	Instr	uction s	set	110
	12.1		Idressing modes	
		12.1.1	Inherent	
		12.1.2	Immediate	
		12.1.3	Direct	
		12.1.4	Indexed (no offset, short, long)	
		12.1.5	Indirect (short, long)	
		12.1.6	Indirect indexed (short, long)	
		12.1.7	Relative mode (direct, indirect)	
	12.2	Instruc	tion groups	
		12.2.1	Illegal opcode reset	
13	Elect	rical ch	aracteristics	118
	13.1		eter conditions	
	10.1	13.1.1	Minimum and maximum values	
		13.1.2	Typical values	
		13.1.3	Typical curves	
		13.1.4	Loading capacitor	
		13.1.5	Pin input voltage	
	13.2		te maximum ratings	
	13.3		ing conditions	
	10.0	13.3.1	General operating conditions	
		13.3.2	Operating conditions with low voltage detector (LVD)	
		13.3.3	Auxiliary voltage detector (AVD) thresholds	
		13.3.4	Internal RC oscillator and PLL	



	13.4	Supply current characteristics	27
	13.5	Clock and timing characteristics	30
		13.5.1 Crystal and ceramic resonator oscillators	31
	13.6	Memory characteristics	33
	13.7	EMC characteristics	34
		13.7.1 Functional EMS (Electro Magnetic Susceptibility)	34
		13.7.2 Electro Magnetic Interference (EMI)	35
		13.7.3 Absolute maximum ratings (Electrical sensitivity)	36
	13.8	I/O port pin characteristics	37
	13.9	Control pin characteristics	43
	13.10	Communication interface characteristics	<del>1</del> 5
		13.10.1 Serial peripheral interface (SPI)	45
	13.11	10-Bit ADC characteristics	<del>1</del> 7
		13.11.1 Amplifier output offset variation	50
14	Packa	age characteristics	51
	14.1	Package mechanical data18	51
	14.2	Soldering information	53
15	Devic	ee configuration	54
	15.1	Option bytes	54
		15.1.1 Option byte 0	54
		15.1.2 Option byte 1	56
	15.2	Device ordering information and transfer of customer code	57
	15.3	Development tools	30
	15.4	Application notes	31
16	Impoi	rtant notes	35
	16.1	Execution of BTJX instruction	35
	16.2	ADC conversion spurious results	35
	16.3	A/D converter accuracy for first conversion	
	16.4	Negative injection impact on ADC accuracy	
	16.5	Clearing active interrupts outside interrupt routine	
	16.6	Using PB4 as external interrupt	
	16.7	Timebase 2 interrupt in slow mode	
	10.7	Timebase 2 linerrupt in slow mode	טכ



				ΓE29F2

Contents



# List of tables

Table 3.         Hardware register map.         19           Table 4.         Row definition         27           Table 5.         DATA EEPROM register map and reset values         29           Table 6.         Predefined calibration values         34           Table 7.         ST7 clock sources         38           Table 9.         Effect of low power modes on SI         44           Table 10.         Interrupt control bits         44           Table 11.         Flag description         45           Table 12.         Interrupt mapping         49           Table 13.         Interrupt mapping         50           Table 14.         External interrupt I/O pin ei3[1:0] selection         51           Table 15.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei0[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 20.         AWU prescaler         63           Table 21.         DR value and output pin status         65           Table 22.         DR value and output pin status         65           Table 23.	Table 1.	Device summary	. 13
Table 4.         Row definition         27           Table 5.         DATA EEPROM register map and reset values         29           Table 7.         STZ clock sources         38           Table 8.         CPU clock cycle delay         39           Table 9.         Effect of low power modes on SI         44           Table 10.         Interrupt control bits         44           Table 11.         Flag description         45           Table 12.         Interrupt mapping         49           Table 13.         Interrupt sensitivity bits         50           Table 16.         External interrupt I/O pin ei3[1:0] selection         51           Table 16.         External interrupt I/O pin ei2[1:0] selection         51           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU register map and reset values         63           Table 20.         AWU register map and reset values         63           Table 21.         Dr value and output pin status         65           Table 22.         I/O port interrupt control/wake-up capability         69           Table 23.         I/O port register map and reset values         67	Table 2.	Device pin description	. 16
Table 5.         DATA EEPROM register map and reset values.         29           Table 6.         Predefined calibration values.         34           Table 7.         ST7 clock sources         38           Table 8.         CPU clock cycle delay         39           Table 9.         Effect of low power modes on SI         44           Table 11.         Interrupt control bits         44           Table 12.         Interrupt mapping         49           Table 12.         Interrupt sensitivity bits         50           Table 13.         External interrupt I/O pin ei3[1:0] selection         51           Table 14.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei1[1:0] selection         52           Table 17.         External interrupt I/O pin ei1[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU prescaler         63           Table 21.         DR value and output pin status         65           Table 22.         I/O port mode options         67           Table 23.         I/O port mode options         67           Table 24.	Table 3.	Hardware register map	. 19
Table 6.         Predefined calibration values         34           Table 7.         ST7 clock sources         38           Table 9.         CPU clock cycle delay         39           Table 10.         Interrupt control bits         44           Table 10.         Interrupt control bits         44           Table 11.         Flag description         45           Table 12.         Interrupt sensitivity bits         50           Table 13.         Interrupt I/O pin ei3[1:0] selection         51           Table 15.         External interrupt I/O pin ei3[1:0] selection         51           Table 16.         External interrupt I/O pin ei0[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU pregister map and reset values         63           Table 21.         DR value and output pin status         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69	Table 4.	Row definition	27
Table 7.         STZ clock sources         38           Table 8.         CPU clock cycle delay         39           Table 9.         Effect of low power modes on SI         44           Table 10.         Interrupt control bits         44           Table 11.         Flag description         45           Table 12.         Interrupt apapping         49           Table 13.         Interrupt anterrupt I/O pin ei3[1:0] selection         50           Table 14.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei2[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-IHALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status         65           Table 22.         I/O port mode options         67           Table 23.         I/O port mode options         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69	Table 5.	DATA EEPROM register map and reset values	. 29
Table 8.         CPU clock cycle delay         39           Table 9.         Effect of low power modes on SI         44           Table 11.         Interrupt control bits         44           Table 12.         Interrupt mapping         49           Table 12.         Interrupt mapping         49           Table 14.         External interrupt I/O pin ei2[1:0] selection         51           Table 15.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei1[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU register map and reset values         63           Table 20.         AWU register map and reset values         63           Table 21.         Do rotingurations         67           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         Port s PA7:0, PB6:0         69           Table 26.         Port s PA7:0, PB6:0         69           Table 27. </td <td>Table 6.</td> <td>Predefined calibration values</td> <td>. 34</td>	Table 6.	Predefined calibration values	. 34
Table 9.         Effect of low power modes on SI         44           Table 10.         Interrupt control bits         44           Table 12.         Interrupt mapping         45           Table 13.         Interrupt sensitivity bits         50           Table 14.         External interrupt I/O pin ei3[1:0] selection         51           Table 15.         External interrupt I/O pin ei1[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-I-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         I/O port mode options         67           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0         69           Table 27.         Port configuration (Interrupt ports)         70           Table 28.         Port configuration (Interrupt capability selected using the EISR register <td>Table 7.</td> <td>ST7 clock sources</td> <td> 38</td>	Table 7.	ST7 clock sources	38
Table 10.         Interrupt control bits         44           Table 11.         Flag description         45           Table 13.         Interrupt mapping         49           Table 13.         Interrupt sensitivity bits         50           Table 14.         External interrupt I/O pin ei3[1:0] selection         51           Table 16.         External interrupt I/O pin ei2[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 19.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0         69           Table 27.         Port configuration (interrupt ports)         70           Table 28.         Port configuration (interrupt ports)         70	Table 8.	CPU clock cycle delay	. 39
Table 11.         Flag description         45           Table 12.         Interrupt mapping         49           Table 13.         Interrupt sensitivity bits         50           Table 14.         External interrupt I/O pin ei3[1:0] selection         51           Table 15.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei0[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O port mode options         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Port s PA7:0, PB6:0.         69           Table 27.         Port configuration (Interrupt ports)         70           Table 28.         Port configuration (Interrupt ports)         7	Table 9.	Effect of low power modes on SI	. 44
Table 12.         Interrupt mapping         49           Table 13.         Interrupt sensitivity bits         50           Table 14.         External interrupt I/O pin ei3[1:0] selection         51           Table 15.         External interrupt I/O pin ei2[1:0] selection         51           Table 16.         External interrupt I/O pin ei0[1:0] selection         52           Table 17.         External interrupt I/O pin ei0[1:0] selection         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         Port configuration (standard ports)         70           Table 28.         Port configuration (Interrupt ports)         70           Table 29.         Port swhere the external interrupt capability selected using the EISR register         70           Table 30.	Table 10.	Interrupt control bits	. 44
Table 13.         Interrupt sensitivity bits.         50           Table 14.         External interrupt I/O pin ei3[1:0] selection.         51           Table 15.         External interrupt I/O pin ei3[1:0] selection.         51           Table 16.         External interrupt I/O pin ei1[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode.         58           Table 19.         AWU prescaler.         63           Table 20.         AWU register map and reset values.         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options.         67           Table 23.         I/O configurations.         67           Table 23.         I/O configurations.         67           Table 24.         Effect of low power modes on I/O ports.         69           Table 25.         I/O port interrupt control/wake-up capability.         69           Table 26.         Port configuration (standard ports).         70           Table 27.         Port configuration (interrupt ports).         70           Table 28.         Port configuration (interrupt ports).         70           Table 29.         Vatchd	Table 11.	Flag description	. 45
Table 14.         External interrupt I/O pin ei3[1:0] selection.         51           Table 15.         External interrupt I/O pin ei2[1:0] selection.         51           Table 16.         External interrupt I/O pin ei1[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Port s PA7:0, PB6:0.         69           Table 27.         Port configuration (standard ports)         70           Table 28.         Port configuration (interrupt ports)         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timer register map and reset values         74           Table 32.<	Table 12.	Interrupt mapping	. 49
Table 15.         External interrupt I/O pin ei2[1:0] selection.         51           Table 16.         External interrupt I/O pin ei1[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0.         69           Table 27.         Port configuration (Interrupt ports)         70           Table 28.         Port configuration (Interrupt capability selected using the EISR register         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timer register map and reset values         74	Table 13.	Interrupt sensitivity bits	. 50
Table 16.         External interrupt I/O pin ei1[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0.         69           Table 27.         Port configuration (standard ports)         70           Table 28.         Port configuration (Interrupt ports)         70           Table 29.         Ports where the external interrupt capability selected using the EISR register         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timing         73           Table 32.         Watchdog timer register map and reset values         74           Table 33.	Table 14.	External interrupt I/O pin ei3[1:0] selection	. 51
Table 16.         External interrupt I/O pin ei1[1:0] selection.         52           Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0.         69           Table 27.         Port configuration (standard ports)         70           Table 28.         Port configuration (Interrupt ports)         70           Table 29.         Ports where the external interrupt capability selected using the EISR register         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timing         73           Table 32.         Watchdog timer register map and reset values         74           Table 33.	Table 15.		
Table 17.         External interrupt I/O pin ei0[1:0] selection.         52           Table 18.         ACTIVE-HALT mode         58           Table 19.         AWU prescaler         63           Table 20.         AWU register map and reset values         63           Table 21.         DR value and output pin status.         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7-0, PB6:0.         69           Table 27.         Port configuration (Interrupt ports)         70           Table 28.         Port configuration (Interrupt ports)         70           Table 29.         Ports where the external interrupt capability selected using the EISR register         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timing.         73           Table 32.         Watchdog timing.         73           Table 33.         Effect of low power modes         79           Table 34.         Interrupts events.         80	Table 16.		
Table 18.         ACTIVE-HALT mode         58           Table 20.         AWU prescaler         63           Table 21.         DR value and output pin status         65           Table 22.         I/O port mode options         67           Table 23.         I/O configurations         67           Table 24.         Effect of low power modes on I/O ports         69           Table 25.         I/O port interrupt control/wake-up capability         69           Table 26.         Ports PA7:0, PB6:0.         69           Table 27.         Port configuration (standard ports)         70           Table 28.         Port configuration (Interrupt ports)         70           Table 29.         Ports where the external interrupt capability selected using the EISR register         70           Table 30.         I/O port register map and reset values         70           Table 31.         Watchdog timing         73           Table 32.         Watchdog timer register map and reset values         74           Table 33.         Effect of low power modes         79           Table 34.         Interrupts events         79           Table 35.         Counter clock selection         80           Table 36.         Register map and reset values         84	Table 17.		
Table 19.       AWU prescaler       63         Table 20.       AWU register map and reset values       63         Table 21.       DR value and output pin status.       65         Table 23.       I/O configurations       67         Table 24.       Effect of low power modes on I/O ports       69         Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 40.       WAIT and HA	Table 18.		
Table 20.       AWU register map and reset values       63         Table 21.       DR value and output pin status       65         Table 22.       I/O port mode options       67         Table 23.       I/O configurations       69         Table 24.       Effect of low power modes on I/O ports       69         Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 49.       WAIT	Table 19.		
Table 21.       DR value and output pin status.       65         Table 22.       I/O port mode options.       67         Table 23.       I/O configurations.       67         Table 24.       Effect of low power modes on I/O ports.       69         Table 25.       I/O port interrupt control/wake-up capability.       69         Table 26.       Ports PA7:0, PB6:0.       69         Table 27.       Port configuration (standard ports).       70         Table 28.       Port configuration (Interrupt ports).       70         Table 29.       Ports where the external interrupt capability selected using the EISR register.       70         Table 30.       I/O port register map and reset values.       70         Table 31.       Watchdog timing.       73         Table 32.       Watchdog timer register map and reset values.       74         Table 33.       Effect of low power modes.       79         Table 34.       Interrupts events.       79         Table 35.       Counter clock selection.       80         Table 36.       Register map and reset values.       84         Table 37.       Effect of low power modes on Lite timer.       88         Table 38.       Tax and ICF interrupt events.       88         Table 40.	Table 20.		
Table 22.       I/O port mode options       67         Table 23.       I/O configurations       67         Table 24.       Effect of low power modes on I/O ports       69         Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrup	Table 21.		
Table 23.       I/O configurations       67         Table 24.       Effect of low power modes on I/O ports       69         Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 41.       Interrupt events       100         Table 42.       SP	Table 22.	• •	
Table 24.       Effect of low power modes on I/O ports       69         Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0.       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.	Table 23.		
Table 25.       I/O port interrupt control/wake-up capability       69         Table 26.       Ports PA7:0, PB6:0       69         Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43. <t< td=""><td>Table 24.</td><td></td><td></td></t<>	Table 24.		
Table 26.       Ports PA7:0, PB6:0	Table 25.	·	
Table 27.       Port configuration (standard ports)       70         Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       Table 7.       Effect of low power modes on Lite timer       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106	Table 26.		
Table 28.       Port configuration (Interrupt ports)       70         Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed	Table 27.		
Table 29.       Ports where the external interrupt capability selected using the EISR register       70         Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and rese	Table 28.		
Table 30.       I/O port register map and reset values       70         Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 29.		
Table 31.       Watchdog timing       73         Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 30.	· · · · · · · · · · · · · · · · · · ·	
Table 32.       Watchdog timer register map and reset values       74         Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 31.		
Table 33.       Effect of low power modes       79         Table 34.       Interrupts events       79         Table 35.       Counter clock selection       80         Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 32.		
Table 34.       Interrupts events.       79         Table 35.       Counter clock selection.       80         Table 36.       Register map and reset values.       84         Table 37.       Effect of low power modes on Lite timer.       88         Table 38.       TBxF and ICF interrupt events.       88         Table 39.       Lite timer register map and reset values.       90         Table 40.       WAIT and HALT mode description.       99         Table 41.       Interrupt events.       100         Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values.       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values.       109	Table 33.		
Table 35.       Counter clock selection.       80         Table 36.       Register map and reset values.       84         Table 37.       Effect of low power modes on Lite timer.       88         Table 38.       TBxF and ICF interrupt events.       88         Table 39.       Lite timer register map and reset values.       90         Table 40.       WAIT and HALT mode description.       99         Table 41.       Interrupt events.       100         Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values.       109	Table 34.		
Table 36.       Register map and reset values       84         Table 37.       Effect of low power modes on Lite timer       88         Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 35.	·	
Table 37.       Effect of low power modes on Lite timer.       88         Table 38.       TBxF and ICF interrupt events.       88         Table 39.       Lite timer register map and reset values.       90         Table 40.       WAIT and HALT mode description.       99         Table 41.       Interrupt events.       100         Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values.       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values.       109	Table 36.		
Table 38.       TBxF and ICF interrupt events       88         Table 39.       Lite timer register map and reset values       90         Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 37.		
Table 39.       Lite timer register map and reset values.       90         Table 40.       WAIT and HALT mode description.       99         Table 41.       Interrupt events.       100         Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values       109	Table 38.		
Table 40.       WAIT and HALT mode description       99         Table 41.       Interrupt events       100         Table 42.       SPI master mode SCK frequency       101         Table 43.       SPI register map and reset values       103         Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 39.		
Table 41.       Interrupt events.       100         Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values.       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values.       109	Table 40.		
Table 42.       SPI master mode SCK frequency.       101         Table 43.       SPI register map and reset values.       103         Table 44.       Low power modes effects.       106         Table 45.       Channel selection bits.       106         Table 46.       ADC clock speed selection.       108         Table 47.       ADC register map and reset values.       109	Table 41.		
Table 43.SPI register map and reset values103Table 44.Low power modes effects106Table 45.Channel selection bits106Table 46.ADC clock speed selection108Table 47.ADC register map and reset values109	Table 42.		
Table 44.       Low power modes effects       106         Table 45.       Channel selection bits       106         Table 46.       ADC clock speed selection       108         Table 47.       ADC register map and reset values       109	Table 43.		
Table 45.Channel selection bits.106Table 46.ADC clock speed selection.108Table 47.ADC register map and reset values109	Table 44.		
Table 46.       ADC clock speed selection	Table 45.	·	
Table 47. ADC register map and reset values	Table 46.		
· · · · · · · · · · · · · · · · · · ·	Table 47.		
	Table 48.	· · · · · · · · · · · · · · · · · · ·	



Table 49.	ST7 addressing mode overview	110
Table 50.	Inherent instructions	
Table 51.	Immediate instructions	112
Table 52.	Long and short instructions supporting direct, indexed,	
	indirect and indirect indexed addressing modes	113
Table 53.	Short instructions supporting direct, indexed, indirect and indirect	
	indexed addressing modes	114
Table 54.	Relative direct and indirect instructions and functions	
Table 55.	Instruction groups	
Table 56.	Instruction set overview	
Table 57.	Voltage characteristics	
Table 58.	Current characteristics	
Table 59.	Thermal characteristics	
Table 60.	General operating conditions	
Table 61.	Power on/power down operating conditions	
Table 62.	AVD thresholds	
Table 63.	Internal RC oscillator and PLL	123
Table 64.	RC oscillator and PLL characteristics	
	(tested for TA = -40 to +85°C) @ VDD = 4.5 to 5.5 V	
Table 65.	32 MHz PLL	
Table 66.	Supply current	
Table 67.	On-chip peripherals	
Table 68.	General timings	
Table 69.	Auto Wakeup from Halt Oscillator (AWU)	
Table 70.	Resonator characteristics	
Table 72.	Resonator performances	
Table 73.	RAM and hardware registers	
Table 74.	Flash program memory	
Table 75.	EEPROM data memory	
Table 76.	Test results	
Table 77.	Emission test	
Table 78.	Absolute maximum ratings	
Table 79.	Electrical sensitivities	
Table 80.	General characteristics	
Table 81.	Output driving current	
Table 82.	Asynchronous RESET Pin	
Table 83.	Serial peripheral interface (SPI)	
Table 84.	10-bit ADC characteristics	
Table 85.	ADC accuracy with V <sub>DD</sub> = 5.0V	
Table 86.	ADC characteristics	
Table 87.	Typical offset variation over temperature	
Table 88.	Small outline package characteristics	
Table 89.	Dual in-line package characteristics	
Table 90.	Thermal characteristics	
Table 91.	Soldering compatibility (wave and reflow soldering process)	
Table 92.	Option bytes values	
Table 93.	Size definition	
Table 94.	Option byte default values	
Table 95. Table 96.	LVD threshold configuration	
Table 96. Table 97.	Supported part numbers	
Table 97. Table 98	ST7LITE2 FASTROM microcontroller option list	158 159
10005 20	01711117   F011X AVEDUGOGANIONEL CONOLLISI	1:19



#### List of tables

## ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

Table 99.	STMicroelectronics development tools	161
Table 100.	ST7 application notes	161
	Revision history	



# List of figures

Figure 1.	General block diagram	14
Figure 2.	20-pin SO package pinout	15
Figure 3.	20-pin DIP package pinout	15
Figure 4.	Memory map	18
Figure 5.	Typical ICC interface	23
Figure 6.	EEPROM block diagram	25
Figure 7.	Data EEPROM programming flowchart	26
Figure 8.	Data EEPROM Write operation	27
Figure 9.	Data EEPROM programming cycle	28
Figure 10.	CPU registers	
Figure 11.	Stack manipulation example	
Figure 12.	PLL output frequency timing diagram	35
Figure 13.	Clock management block diagram	
Figure 14.	RESET sequence phases	
Figure 15.	Reset block diagram	40
Figure 16.	RESET sequences	41
Figure 17.	Low voltage detector vs. Reset	42
Figure 18.	Reset and supply management block diagram	43
Figure 19.	Using the AVD to monitor VDD	44
Figure 20.	Interrupt processing flowchart	48
Figure 21.	Power saving mode transitions	53
Figure 22.	SLOW mode clock transition	54
Figure 23.	WAIT mode flowchart	55
Figure 24.	HALT timing overview	56
Figure 25.	HALT mode flowchart	57
Figure 26.	ACTIVE-HALT timing overview	59
Figure 27.	ACTIVE-HALT mode Flow-chart	59
Figure 28.	AWUF mode block diagram	60
Figure 29.	AWUF halt timing diagram	61
Figure 30.	AWUF mode flowchart	61
Figure 31.	I/O port general block diagram	66
Figure 32.	Interrupt I/O port state transitions	
Figure 33.	Watchdog block diagram	72
Figure 34.	Block diagram	75
Figure 35.	PWM inversion diagram	76
Figure 36.	PWM function	
Figure 37.	PWM signal from 0% to 100% duty cycle	77
Figure 38.	Block diagram of break function	78
Figure 39.	Input capture timing diagram	79
Figure 40.	Lite timer 2 block diagram	86
Figure 41.	Input capture timing diagram	87
Figure 42.	Serial peripheral interface block diagram	92
Figure 43.	Single master/ single slave application	93
Figure 44.	Generic SS timing diagram	
Figure 45.	Hardware/software slave select management	
Figure 46.	Data clock timing diagram	
Figure 47.	Clearing the WCOL bit (write collision flag) software sequence	
Figure 48	Single master / multiple slave configuration	99



Figure 49.	ADC block diagram	. 104
Figure 50.	Pin loading conditions	
Figure 51.	Pin input voltage	. 119
Figure 52.	fCPU maximum operating frequency versus V <sub>DD</sub> supply voltage	. 121
Figure 53.	RC Osc Freq vs VDD @ TA= 25°C (calibrated with RCCR1: 3V @ 25°C)	
Figure 54.	RC Osc Freq vs VDD (calibrated with RCCR0: 5V@ 25°C)	
Figure 55.	Typical RC oscillator Accuracy vs temperature @ VDD=5V	
Ü	(calibrated with RCCR0: 5V @ 25°C)	. 126
Figure 56.	RC Osc Freq vs VDD and RCCR Value	
Figure 57.	PLL DfCPU/fCPU versus time	
Figure 58.	PLLx4 Output vs CLKIN frequency	
Figure 59.	PLLx8 Output vs CLKIN frequency	
Figure 60.	Tipical IDD in RUN vs. fCPU	
Figure 61.	Typical IDD in SLOW vs. fCPU	
Figure 62.	Typical IDD in WAIT vs. fCPU	
Figure 63.	Typical IDD in SLOW-WAIT vs. fCPU	
Figure 64.	Typical IDD in AWUF mode at TA = 25°C	
Figure 65.	Typical IDD vs. temperature at VDD = 5V and fCPU = 8MHz	
Figure 66.	Typical application with a crystal or ceramic resonator	
Figure 67.	Two typical applications with unused I/O Pin	
Figure 68.	Typical I <sub>PU</sub> vs. V <sub>DD</sub> with V <sub>IN</sub> =VSS	
Figure 69.	Typical VOL at VDD = 2.4V (standard)	
Figure 70.	Typical V <sub>OL</sub> at V <sub>DD</sub> = 2.7V (standard)	
Figure 71.	Typical VOL at VDD = 3.3V (standard)	
Figure 72.	Typical VOL at VDD = 5V (standard)	
Figure 73.	Typical VOL at VDD = 2.4V (high-sink)	
Figure 74.	Typical VOL at VDD = 5V (high-sink)	
Figure 75.	Typical VOL at VDD = 3V (high-sink)	
Figure 76.	Typical VDD-VOH at VDD = 2.4V	
Figure 77.	Typical VDD-VOH at VDD = 2.7V	. 141
Figure 78.	Typical VDD-VOH at VDD = 3V	. 142
Figure 79.	Typical VDD-VOH at VDD = 4V	. 142
Figure 80.	Typical VDD-VOH at VDD = 5V	. 142
Figure 81.	VOL vs. VDD (standard I/Os)	. 142
Figure 82.	Typical VOL vs. VDD (high-sink I/Os)	. 143
Figure 83.	Typical VDD-VOH vs. VDD	. 143
Figure 84.	RESET pin protection when LVD is enabled	
Figure 85.	RESET pin protection when LVD is disabled	. 144
Figure 86.	SPI slave timing diagram with CPHA = $0^{(1)}$	. 146
Figure 87.	SPI slave timing diagram with CPHA = 1 <sup>(1)</sup>	. 146
Figure 88.	SPI master timing diagram <sup>(1)</sup>	. 147
Figure 89.	Typical application with ADC	. 148
Figure 90.	ADC accuracy characteristics with amplifier disabled	
Figure 91.	ADC accuracy characteristics with amplifier enabled	. 149
Figure 92.	Amplifier noise vs voltage	
Figure 93.	20-pin plastic small outline package, 300-mil width	
Figure 94.	20-pin plastic dual in-line package, 300-mil width	. 152



# 1 Description

ST7LITE20F2, ST7LITE25F2 and ST7LITE29F2 are referred to as ST7LITE2. The ST7LITE2 is a member of the ST7 microcontroller family. All ST7 devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The ST7LITE2 features FLASH memory with byte-by-byte In-Circuit Programming (ICP) and In-Application Programming (IAP) capability.

Under software control, the ST7LITE2 device can be placed in WAIT, SLOW, or HALT mode, reducing power consumption when the application is in idle or standby state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

For easy reference, all parametric data are located in Section 15: Device configuration.

The devices feature an on-chip Debug Module (DM) to support in-circuit debugging (ICD). For a description of the DM registers, refer to the ST7 ICC Protocol Reference Manual.

Table 1. Device summary

Features	ST7LITE20F2	ST7LITE25F2	ST7LITE29F2		
Program memory - bytes	8 Kbyte				
RAM (stack) - bytes		384 (128)			
Data EEPROM - bytes	-	_	256		
Peripherals	Lite timer with Watchdog, autoreload timer, SPI, 10-bit ADC with Op-Amp	autoreload timer with 32-MHz input clock, SPI,			
Operating supply	2.4V to 5.5V				
CPU frequency	Up to 8 MHz (w/ ext OSC up to 16 MHz)	Up to 8 MHz (w/ ext and int 1MHz RC 1	•		
Operating temperature	–40 °C to +85 °C	–40 °C to +85 °C	–40 °C to +85 °C –40 °C to +105 °C		
Packages		SO20 300", DIP20			




Figure 1. General block diagram



# 2 Pin description

Figure 2. 20-pin SO package pinout





Figure 3. 20-pin DIP package pinout



#### Legend and abbreviations for device pin description (see Table 2 below):

- Type:
  - I = input
  - O = output
  - S = supply
- In/Output level:
  - C<sub>T</sub>= CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> with input trigger
- Output level:
  - HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input:
  - float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output:
  - OD = open drain
  - PP = push-pull

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

Table 2. Device pin description

P	in o.			Le	vel		Po	ort /	Con	trol			
							Inp	out		Out	put	Main	
SO20	DIP20	Pin name	Туре	Input	Output	float	ndw	int	ana	OD	PP	function (after reset)	Alternate function
1	16	$V_{SS}$	S	-	-	-	-	-	-	-	-	Ground	
2	17	$V_{DD}$	S	-	-	-	-	-	-	-	-	Main powe	r supply
3	18	RESET	I/O	C <sub>T</sub>	-	-	Х	-	ı	Х	-	Top priority low)	non maskable interrupt (active
4	19	PB0/AIN0/SS	I/O	C	Ç <sub>T</sub>	X			Х	Х	Х	Port B0	ADC analog input 0 or SPI Slave Select (active low) <sup>(1)</sup>
5	20	PB1/AIN1/SCK	I/O	C	Ç <sub>T</sub>	x	е	i3	Х	Х	Х	Port B1	ADC analog input 1 or SPI Serial Clock <sup>(1)</sup>
6	1	PB2/AIN2/MISO	I/O	C	Ç <sub>T</sub>	x			Х	Х	Х	Port B2	ADC analog input 2 or SPI Master in/ Slave out data
7	2	PB3/AIN3/MOSI	I/O	C	Ç <sub>T</sub>	x			Х	Х	Х	Port B3	ADC analog input 3 or SPI Master out / Slave in data
8	3	PB4/AIN4/CLKIN	I/O	C	Ç <sub>T</sub>	x	е	i2	Х	Х	Х	Port B4	ADC analog input 4 or external clock input
9	4	PB5/AIN5	I/O	C	C <sub>T</sub>	Х			Χ	Х	Х	Port B5	ADC analog input 5
10	5	PB6/AIN6	I/O	C	) <sub>T</sub>	X			Χ	Х	Х	Port B6	ADC analog input 6
11	6	PA7	I/O	$C_T$	HS	X	е	i1	ı	Х	X	Port A7	-
12	7	PA6 /MCO/ ICCCLK/BREAK	I/O	C	Ţ	x	е	i1		Х	X	Port A6	Main clock output or in circuit communication clock or external BREAK <sup>(2)</sup>
13	8	PA5 /ATPWM3/ ICCDATA	I/O	СТ	HS	x	е	i1	1	Х	Х	Port A5 Auto-reload timer PWM3 or In circuit communication data	
14	9	PA4/ATPWM2	I/O	$C_T$	HS	X			ı	Х	Χ	Port A4	Auto-reload timer PWM2

Table 2. Device pin description (continued)

1 -	in o.			Le	vel		Po	ort /	Con	trol				
							Inp	out		Out	put	Main		
SO20	DIP20	Pin name	Туре	Input	Output	float	ndw	int	ana	OD	PP	function (after reset)	Alternate function	
15	10	PA3/ATPWM1	I/O	$C_T$	HS	X		•	-	Х	Х	Port A3	Auto-reload timer PWM1	
16	11	PA2/ATPWM0	I/O	$C_{T}$	HS	X	_	i0	-	Х	Х	Port A2	Auto-reload timer PWM0	
17	12	PA1/ATIC	I/O	$C_{T}$	HS	X	-	10	-	Х	Х	Port A1	Auto-reload timer input capture	
18	13	PA0/LTIC	I/O	$C_{T}$	HS	X			-	Х	Х	Port A0 Lite timer input capture		
19	14	OSC2	0	_	_	-	-	-	-	-	-	Resonator oscillator inverter output		
20	15	OSC1/CLKIN	ı	-	-	1	-	-	-	-	-	Resonator oscillator inverter input or externa clock input		

<sup>1.</sup> No negative current injection allowed on this pin. For details (refer to Table 58: Current characteristics).



During normal operation this pin must be pulled- up, internally or externally (external pull-up of 10k mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset will put it back in input pull-up.

# 3 Register & memory map

As shown in *Figure 4*, the MCU is able of addressing 64K bytes of memories and I/O registers.


The available memory locations consist of 128 bytes of register locations, 384 bytes of RAM, 256 bytes of data EEPROM and 8 Kbytes of user program memory. The RAM space includes up to 128 bytes for the stack from 180h to 1FFh.

The highest address bytes contain the user reset and interrupt vectors.

The Flash memory contains two sectors (see *Figure 4*) mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

The size of Flash Sector 0 and other device options are configurable by Option byte (refer to Section 15: Device configuration).

Note: Memory locations marked as "Reserved" must never be accessed. Accessing a reserved area can have unpredictable effects on the device.



1. See Table 3: Hardware register map

- 2. See Table 12: Interrupt mapping
- 3. See Section 7.1: Internal RC oscillator adjustment

**57**/

Table 3. Hardware register map<sup>(1)</sup>

	ddress Block Register Register Register name Reset Remarks											
Address	Block	label	Register name	status	Remarks							
0000h		PADR	Port A Data Register	FFh <sup>(2)</sup>	R/W							
0001h	Port A	PADDR	Port A Data Direction Register	00h	R/W							
0002h		PAOR	Port A Option Register	40h	R/W							
0003h		PBDR	Port B Data Register	FFh <sup>(2)</sup>	R/W							
0004h	Port B	PBDDR	Port B Data Direction Register	00h	R/W							
0005h		PBOR	Port B Option Register	00h	R/W <sup>(3)</sup>							
0006h 0007h												
0008h		LTCSR2	Lite Timer Control/Status Register 2	00h	R/W							
0009h		LTARR	Lite Timer Auto-reload Register	00h	R/W							
000Ah	Lite	LTCNTR	Lite Timer Counter Register	00h	Read only							
000Bh	TIMER 2	LTCSR1	Lite Timer Control/Status Register 1	0X00 0000h	R/W							
000Ch		LTICR	Lite Timer Input Capture Register	00h	Read only							
000Dh		ATCSR	Timer Control/Status Register	0X00 0000h	R/W							
000Eh		CNTRH	Counter Register High	00h	Read only							
000Fh		CNTRL	Counter Register Low	00h	Read only							
0010h		ATRH	Auto-Reload Register High	00h	R/W							
0011h		ATRL	Auto-Reload Register Low	00h	R/W							
0012h		PWMCR	PWM Output Control Register	00h	R/W							
0013h		PWM0CSR	PWM 0 Control/Status Register	00h	R/W							
0014h		PWM1CSR	PWM 1 Control/Status Register	00h	R/W							
0015h		PWM2CSR	PWM 2 Control/Status Register	00h	R/W							
0016h	A 4 -	PWM3CSR	PWM 3 Control/Status Register	00h	R/W							
0017h	Auto-	DCR0H	PWM 0 Duty Cycle Register High	00h	R/W							
0018h	reload	DCR0L	PWM 0 Duty Cycle Register Low	00h	R/W							
0019h	TIMER 2	DCR1H	PWM 1 Duty Cycle Register High	00h	R/W							
001Ah		DCR1L	PWM 1 Duty Cycle Register Low	00h	R/W							
001Bh		DCR2H	PWM 2 Duty Cycle Register High	00h	R/W							
001Ch		DCR2L	PWM 2 Duty Cycle Register Low	00h	R/W							
001Dh		DCR3H	PWM 3 Duty Cycle Register High	00h	R/W							
001Eh		DCR3L	PWM 3 Duty Cycle Register Low	00h	R/W							
001Fh		ATICRH	Input Capture Register High	00h	Read only							
0020h		ATICRL	Input Capture Register Low	00h	Read only							
0021h		TRANCR	Transfer Control Register	01h	R/W							
0022h		BREAKCR	Break Control Register	00h	R/W							
0023h to 002Dh			Reserved area (11 bytes)									
002Eh	WDG	WDGCR	Watchdog Control Register	7Fh	R/W							
0002Fh	Flash	FCSR	Flash Control/Status Register	00h	R/W							
00030h	EEPROM	EECSR	Data EEPROM Control/Status Register	00h	R/W							
0031h		SPIDR	SPI Data I/O Register	xxh	R/W							
0032h	SPI	SPICR	SPI Control Register	0xh	R/W							
0033h		SPICSR	SPI Control Status Register	00h	R/W							
0034h		ADCCSR	A/D Control Status Register	00h	R/W							
0035h	ADC	ADCDRH	A/D Data Register High	xxh	Read Only							



Table 3. Hardware register map<sup>(1)</sup> (continued)

Address	Block	Register label	Register name	Reset status	Remarks			
0037h	ITC	EICR	External Interrupt Control Register	00h	R/W			
0038h	MCC	MCCSR	00h	R/W				
0039h 003Ah	Clock and Reset	RCCR SICSR	RC oscillator Control Register System Integrity Control/Status Register	FFh 0000 0XX0h	R/W R/W			
003Bh		Reserved area (1 byte)						
003Ch	ITC	EISR	External Interrupt Selection Register	0Ch	R/W			
003Dh to 0048h		Reserved area (12 bytes)						
0049h 004Ah	AWU	AWUPR AWUCSR	AWU Prescaler Register AWU Control/Status Register	FFh 00h	R/W R/W			
004Bh 004Ch 004Dh 004Eh 004Fh 0050h	DM <sup>(4)</sup>	DMCR DMSR DMBK1H DMBK1L DMBK2H DMBK2L	DM Control Register DM Status Register DM Breakpoint Register 1 High DM Breakpoint Register 1 Low DM Breakpoint Register 2 High DM Breakpoint Register 2 Low	00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W			
0051h to 007Fh			Reserved area (47 bytes)					

<sup>1.</sup> Legend: x = undefined, R/W = read/write.

577

<sup>2.</sup> The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

<sup>3.</sup> The bits associated with unavailable pins must always keep their reset value.

<sup>4.</sup> For a description of the Debug Module registers, see ICC reference manual.

# 4 Flash program memory

#### 4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or on-board using in-circuit programming or in-application programming.

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

#### 4.2 Main features

- ICP (in-circuit programming)
- IAP (in-application programming)
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Read-out and write protection

## 4.3 Programming modes

The ST7 can be programmed in three different ways:

- Insertion in a programming tool. In this mode, Flash sectors 0 and 1, option byte row and data EEPROM (if present) can be programmed or erased.
- In-circuit programming. In this mode, Flash sectors 0 and 1, option byte row and data EEPROM (if present) can be programmed or erased without removing the device from the application board.
- In-application programming. In this mode, sector 1 and data EEPROM (if present) can be programmed or erased without removing the device from the application board and while the application is running.

## 4.3.1 In-circuit programming (ICP)

ICP uses a protocol called ICC (in-circuit communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

- Switch the ST7 to ICC mode (in-circuit communications). This is done by driving a
  specific signal sequence on the ICCCLK/DATA pins while the RESET pin is pulled low.
  When the ST7 enters ICC mode, it fetches a specific RESET vector which points to the
  ST7 System Memory containing the ICC protocol routine. This routine enables the ST7
  to receive bytes from the ICC interface.
- 2. Download ICP driver code in RAM from the ICCDATA pin.
- 3. Execute ICP driver code in RAM to program the Flash memory.



Depending on the ICP driver code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

#### 4.3.2 In-application programming (IAP)

This mode uses an IAP driver program previously programmed in Sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.).

IAP mode can be used to program any memory areas except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

#### 4.4 ICC interface

ICP needs a minimum of 4 and up to 6 pins to be connected to the programming tool. These pins are:

- RESET: device reset
- V<sub>SS</sub>: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- CLKIN/PB4: main clock input for external source
- V<sub>DD</sub>: application board power supply (optional).

If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

During the ICP session, the programming tool must control the  $\overline{\text{RESET}}$  pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1 k $\Omega$  or a reset management IC with open drain output and pull-up resistor > 1 k $\Omega$ , no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.

The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.

Pin 9 has to be connected to the CLKIN/PB4 pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC1 and OSC2 grounded in this case.

With any programming tool, while the ICP option is disabled, the external clock has to be provided on PB4.

Caution:

During normal operation the ICCCLK pin must be pulled up, internally or externally (external pull-up of 10k mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset will put it back in input pull-up.

Programming tool ICC connector ‡ ICC Cable HE10 connector type Optional Application board 5 3 10 8 6 4 2 Application reset source Application Application power supply 5) CLKIN/PB4 V<sub>DD</sub> See Note ST7

Figure 5. Typical ICC interface

## 4.5 Memory protection

There are two different types of memory protection: Read-Out Protection and Write/Erase Protection which can be applied individually.

#### 4.5.1 Read-out protection

Read-out protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller. Both program and data E<sup>2</sup> memory are protected.

In flash devices, this protection is removed by reprogramming the option. In this case, both program and data  $\mathsf{E}^2$  memory are automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP\_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.

#### 4.5.2 Flash write/erase protection

Write/erase protection, when set, makes it impossible to both overwrite and erase program memory. It does not apply to E<sup>2</sup> data. Its purpose is to provide advanced security to applications and prevent any change being made to the memory content.

Caution:

Once set, Write/erase protection can never be removed. A write-protected flash device is no longer reprogrammable.



Write/erase protection is enabled through the FMP\_W bit in the option byte.

#### 4.6 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

## 4.7 Register description

#### Flash control/status register (FCSR)

Read / Write

Reset value: 0000 0000 (00h)

1st RASS Key: 0101 0110 (56h)

2nd RASS Key: 1010 1110 (AEh)

7							0	
0	0	0	0	0	OPT	LAT	PGM	1

Note:

This register is reserved for programming using ICP, IAP or other programming methods. It controls the XFlash programming and erasing operations.

When an EPB or another programming tool is used (in socket or ICP mode), the RASS keys are sent automatically.

## 5 Data EEPROM

#### 5.1 Introduction

The Electrically Erasable Programmable Read Only Memory can be used as a non-volatile backup for storing data. Using the EEPROM requires a basic access protocol described in this chapter.

#### 5.2 Main features

- Up to 32 bytes programmed in the same cycle
- EEPROM mono-voltage (charge pump)
- · Chained erase and programming cycles
- Internal control of the global programming cycle duration
- WAIT mode management
- Read-out protection




Figure 6. EEPROM block diagram

# 5.3 Memory access

The Data EEPROM memory read/write access modes are controlled by the E2LAT bit of the EEPROM Control/Status register (EECSR). The flowchart in *Figure 7* describes these different memory access modes.

#### Read operation (E2LAT=0)

The EEPROM can be read as a normal ROM location when the E2LAT bit of the EECSR register is cleared.

On this device, Data EEPROM can also be used to execute machine code. Take care not to write to the Data EEPROM while executing from it. This would result in an unexpected code being executed.

#### Write operation (E2LAT=1)

To access the write mode, the E2LAT bit has to be set by software (the E2PGM bit remains cleared). When a write access to the EEPROM area occurs, the value is latched inside the 32 data latches according to its address.

When PGM bit is set by the software, all the previous bytes written in the data latches (up to 32) are programmed in the EEPROM cells. The effective high address (row) is determined by the last EEPROM write sequence. To avoid wrong programming, the user must take care that all the bytes written between two programming sequences have the same high address: only the five Least Significant Bits of the address can change.

At the end of the programming cycle, the PGM and LAT bits are cleared simultaneously.

Note:

Care should be taken during the programming cycle. Writing to the same memory location will over-program the memory (logical AND between the two write access data result) because the data latches are only cleared at the end of the programming cycle and by the falling edge of the E2LAT bit.

It is not possible to read the latched data.

This note is illustrated by the Figure 9: Data EEPROM programming cycle.





Figure 7. Data EEPROM programming flowchart



Tabl	<b>64</b>	Row	defin	ition

$\Downarrow$ Row / Byte $\Rightarrow$	0	1	2	3	 30	31	Physical address
0							00h1Fh
1							20h3Fh
N							Nx20hNx20h+1Fh

Figure 8. Data EEPROM Write operation



Note:

If a programming cycle is interrupted (by a reset action), the integrity of the data in memory is not guaranteed.

## 5.4 Power saving modes

#### **WAIT** mode

The DATA EEPROM can enter WAIT mode on execution of the WFI instruction of the microcontroller or when the microcontroller enters ACTIVE-HALT mode. The DATA EEPROM will immediately enter this mode if there is no programming in progress, otherwise the DATA EEPROM will finish the cycle and then enter WAIT mode.

#### **ACTIVE-HALT mode**

Refer to WAIT mode.

#### **HALT** mode

The DATA EEPROM immediately enters HALT mode if the microcontroller executes the HALT instruction. Therefore the EEPROM will stop the function in progress, and data may be corrupted.

# 5.5 Access error handling

If a read access occurs while E2LAT=1, then the data bus will not be driven.

If a write access occurs while E2LAT=0, then the data on the bus will not be latched.

If a programming cycle is interrupted (by a RESET action), the memory data will not be guaranteed.




## 5.6 Data EEPROM Read-out protection

The Read-out protection is enabled through an option bit (see Section 15.1: Option bytes).

When this option is selected, the programs and data stored in the EEPROM memory are protected against Read-out (including a re-write protection). In Flash devices, when this protection is removed by reprogramming the Option Byte, the entire Program memory and EEPROM is first automatically erased.

Note: Both Program Memory and DATA EEPROM are protected using the same option bit.



5.7 Register description

#### **EEPROM Control/Status register (EECSR)**

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	E2LAT	E2PGM

- Bits 7:2 = Reserved, forced by hardware to 0.
- Bit 1 = **E2LAT** Latch Access Transfer

This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if the E2PGM bit is cleared.

- 0: Read mode
- 1: Write mode
- Bit 0 = **E2PGM** Programming control and status

This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware.

- 0: Programming finished or not yet started
- 1: Programming cycle is in progress

Note: If the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed.

57/

Table 5. DATA EEPROM register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0030h	EECSR Reset Value	0	0	0	0	0	0	E2LAT 0	E2PGM 0

# 6 Central processing unit

#### 6.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

## 6.2 Main features

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

## 6.3 CPU registers

The 6 CPU registers shown in *Figure 10* are not present in the memory mapping and are accessed by specific instructions.

Accumulator Reset value = XXh X index register Reset value = XXh 0 Y index register Reset value = XXh PCH 8 | 7 PCL 15 0 Program counter Reset value = reset vector @ FFFEh-FFFFh 1 H I N Z C Condition code register Reset value = 1 X 1 X X X Stack pointer Reset value = stack higher address X = Undefined value

Figure 10. CPU registers

#### Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

#### Index registers (X and Y)

In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. The cross-assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

#### Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (program counter high which is the MSB).

#### Condition code register (CC)

Read/Write

Reset value: 111x1xxx

7							0
1	1	1	Н	I	N	Z	С

The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

• Bit 4 = **H** Half carry

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

0: No half carry has occurred

1: A half carry has occurred

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

• Bit 3 = I Interrupt mask

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are enabled

1: Interrupts are disabled

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

Note:

Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptible because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared



by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.

#### • Bit 2 = N Negative

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7<sup>th</sup> bit of the result.

- 0: The result of the last operation is positive or null
- 1: The result of the last operation is negative
- (i.e. the most significant bit is a logic 1)

This bit is accessed by the JRMI and JRPL instructions.

#### Bit 1 = **Z** Zero

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero
- 1: The result of the last operation is zero

This bit is accessed by the JREQ and JRNE test instructions.

#### • Bit 0 = C Carry/borrow

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

- 0: No overflow or underflow has occurred
- 1: An overflow or underflow has occurred

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

#### Stack pointer register (SP)

Read/Write

Reset value: 01FFh

15							8
0	0	0	0	0	0	0	1
7							0
1	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 11*).

Since the stack is 128 bytes deep, the 9 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP6 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note:

When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location

57

pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 11*:

- When an interrupt is received, the SP is decremented and the context is pushed on the stack
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.




Figure 11. Stack manipulation example

# 7 Supply, reset and clock management

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

#### Main features

- Clock management
  - 1 MHz internal RC oscillator (enabled by option byte, available on ST7LITE25 and ST7LITE29 devices only)
  - 1 to 16 MHz or 32kHz External crystal/ceramic resonator (selected by option byte)
  - External Clock Input (enabled by option byte)
  - PLL for multiplying the frequency by 8 or 4 (enabled by option byte)
  - For clock ART counter only: PLL32 for multiplying the 8 MHz frequency by 4 (enabled by option byte). The 8 MHz input frequency is mandatory and can be obtained in the following ways:
    - . 1 MHz RC + PLLx8
    - . 16 MHz external clock (internally divided by 2)
    - . 2 MHz external clock (internally divided by 2) + PLLx8
    - . Crystal oscillator with 16 MHz output frequency (internally divided by 2).
- Reset Sequence Manager (RSM)
- System Integrity Management (SI)
  - Main supply Low Voltage Detection (LVD) with reset generation (enabled by option byte)
  - Auxiliary Voltage Detector (AVD) with interrupt capability for monitoring the main supply (enabled by option byte).

# 7.1 Internal RC oscillator adjustment

The device contains an internal RC oscillator with an accuracy of 1% for a given device, temperature and voltage range (4.5 V - 5.5 V). It must be calibrated to obtain the frequency required in the application. This is done by software writing a calibration value in the RCCR (RC Control Register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in EEPROM for 3 and 5 V  $V_{DD}$  supply voltages at 25 °C, as shown in *Table 6*.

Table 6. Predefined calibration values

RCCR	Conditions	ST7LITE29 address	ST7LITE25 address
RCCR0	V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25 °C, f <sub>RC</sub> = 1 MHz	1000h and FFDEh	FFDEh
RCCR1	$V_{DD} = 3 \text{ V}, T_A = 25 \text{ °C}, f_{RC} = 700 \text{ kHz}$	1001h and FFDFh	FFDFh



Note:

See Section 13: Electrical characteristics for more information on the frequency and accuracy of the RC oscillator.

To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the  $V_{DD}$  and  $V_{SS}$  pins as close as possible to the ST7 device.

These two bytes are systematically programmed by ST, including on FASTROM devices. Consequently, customers intending to use FASTROM service must not use these two bytes.

RCCR0 and RCCR1 calibration values will be erased if the Read-out protection bit is reset after it has been set. See Section 4.5.1: Read-out protection.

Caution:

If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN1324 for information on how to calibrate the RC frequency using an external reference signal.

## 7.2 Phase locked loop (PLL)

The PLL can be used to multiply a 1 MHz frequency from the RC oscillator or the external clock by 4 or 8 to obtain  $f_{OSC}$  of 4 or 8 MHz. The PLL is enabled and the multiplication factor of 4 or 8 is selected by 2 option bits.

- The x4 PLL is intended for operation with V<sub>DD</sub> in the 2.4 V to 3.3 V range
- The x8 PLL is intended for operation with V<sub>DD</sub> in the 3.3 V to 5.5 V range

Note:

Refer to Section 15.1: Option bytes for the option byte description.

If the PLL is disabled and the RC oscillator is enabled, then  $f_{OSC} = 1$  MHz.

If both the RC oscillator and the PLL are disabled, f<sub>OSC</sub> is driven by the external clock.




Figure 12. PLL output frequency timing diagram

When the PLL is started, after reset or wakeup from HALT mode or AWUF mode, it outputs the clock after a delay of t<sub>STARTUP</sub>.

When the PLL output signal reaches the operating frequency, the LOCKED bit in the SICSCR register is set. Full PLL accuracy (ACC<sub>PLL</sub>) is reached after a stabilization time of  $t_{STAB}$  (see Figure 12 below and Figure 64: RC oscillator and PLL characteristics (tested



DocID8349 Rev 7

for  $TA = -40 \text{ to } +85^{\circ}\text{C}$ ) @ VDD = 4.5 to 5.5 V).

Refer to *Section 7.6.4: Register description* for a description of the LOCKED bit in the SICSR register.

## 7.3 Register description

#### Main clock control/status register (MCCSR)

Read / Write

Reset value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	MCO	SMS

- Bits 7:2 = Reserved, must be kept cleared
- Bit 1 = MCO Main Clock Out enable

This bit is read/write by software and cleared by hardware after a reset. This bit allows to enable the MCO output clock.

- 0: MCO clock disabled, I/O port free for general purpose I/O.
- 1: MCO clock enabled.
- Bit 0 = **SMS** Slow Mode select

This bit is read/write by software and cleared by hardware after a reset. This bit selects the input clock  $f_{OSC2}$  or  $f_{OSC2}/32$ .

- 0: Normal mode (f<sub>CPU</sub> = f<sub>OSC2</sub>
- 1: Slow mode ( $f_{CPU} = f_{OSC2}/32$ )

#### RC control register (RCCR)

Read / Write

Reset value: 1111 1111 (FFh)

7							0	
CR70	CR60	CR50	CR40	CR30	CR20	CR10	CR0	

• Bits 7:0 = CR[7:0] RC oscillator frequency adjustment bits

These bits must be written immediately after reset to adjust the RC oscillator frequency and to obtain an accuracy of 1%. The application can store the correct value for each voltage range in EEPROM and write it to this register at startup.

00h = maximum available frequency

FFh = lowest available frequency

Note: To tune the oscillator, write a serie of different values in the register until the correct frequency is reached. The fastest method is to use a dichotomy starting with 80h.

57




Figure 13. Clock management block diagram

# 7.4 Multi-oscillator (MO)

The main clock of the ST7 can be generated by four different source types coming from the multioscillator block (1 to 16MHz or 32kHz):

- an external source
- 5 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator.

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in *Table 7*.

Note: Refer to Section 13: Electrical characteristics for more details.

#### **External clock source**

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.



Note: When the Multi-oscillator is not used, PB4 is selected by default as external clock.

### Crystal/ceramic oscillators

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 4 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 15.1: Option bytes for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator startup phase.

#### Internal RC oscillator

In this mode, the tunable 1% RC oscillator is used as main clock source. The two oscillator pins have to be tied to ground.

Clock source

Hardware configuration

External clock

Crystal/ceramic resonators

Internal RC oscillator or external clock on PB4

Table 7. ST7 clock sources



## 7.5 Reset sequence manager (RSM)

### 7.5.1 Introduction

The reset sequence manager includes three RESET sources as shown in *Figure 15: Reset block diagram*:

- External RESET source pulse
- Internal LVD RESET (low voltage detection)
- Internal WATCHDOG RESET

Note: A reset can also be triggered following the detection of an illegal opcode or prebyte code.

Refer to Section 12.2.1: Illegal opcode reset for further details.

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic RESET sequence consists of 3 phases as shown in Figure 14:

- Active Phase depending on the RESET source
- 256 or 4096 CPU clock cycle delay (see table below)
- RESET vector fetch.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay is automatically selected depending on the clock source chosen by option byte:


Table 8. CPU clock cycle delay

Clock source	CPU clock cycle delay
Internal RC oscillator	256
External clock (connected to CLKIN pin)	256
External crystal/ceramic oscillator (connected to OSC1/OSC2 pins)	4096

The RESET vector fetch phase duration is 2 clock cycles.

If the PLL is enabled by option byte, it outputs the clock after an additional delay of t<sub>STARTUP</sub> (see *Figure 12: PLL output frequency timing diagram*).

Figure 14. RESET sequence phases





# 7.5.2 Asynchronous external RESET pin

The  $\overline{\text{RESET}}$  pin is both an input and an open-drain output with integrated R<sub>ON</sub> weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device.

Note: See Section 13: Electrical characteristics for more details.

A RESET signal originating from an external source must have a duration of at least  $t_{h(RSTL)in}$  in order to be recognized (see *Figure 16: RESET sequences*). This detection is asynchronous and therefore the MCU can enter reset state even in HALT mode.

RESET Internal reset

Pulse generator

WATCHDOG RESET Illegal OPCODE RESET LVD RESET
LVD RESET

Figure 15. Reset block diagram

Note:

See Section 12.2.1: Illegal opcode reset for more details on illegal opcode reset conditions.

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in *Section 13: Electrical characteristics*.

### 7.5.3 External power-on RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected  $f_{OSC}$  frequency.

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the  $\overline{RESET}$  pin.

### 7.5.4 Internal low voltage detector (LVD) RESET

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-on RESET
- Voltage drop RESET.

The device  $\overline{RESET}$  pin acts as an output that is pulled low when  $V_{DD} < V_{IT+}$  (rising edge) or  $V_{DD} < V_{IT-}$  (falling edge) as shown in *Figure 16: RESET sequences*.

The LVD filters spikes on  $V_{DD}$  larger than  $t_{\alpha(VDD)}$  to avoid parasitic resets.

5/

### 7.5.5 Internal watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in *Figure 16*.

Starting from the Watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(RSTL)out}$ .




Figure 16. RESET sequences

# 7.6 System integrity management (SI)

The system integrity management block contains the low voltage detector (LVD) and auxiliary voltage detector (AVD) functions. It is managed by the SICSR register.

Note: A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to Section 12.2.1: Illegal opcode reset for further details.

## 7.6.1 Low voltage detector (LVD)

The low voltage detector function (LVD) generates a static reset when the  $V_{DD}$  supply voltage is below a  $V_{IT-(LVD)}$  reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The  $V_{IT-(LVD)}$  reference value for a voltage drop is lower than the  $V_{IT+(LVD)}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).



The LVD Reset circuitry generates a reset when VDD is below:

- V<sub>IT+(LVD)</sub>when V<sub>DD</sub> is rising
- V<sub>IT-(LVD)</sub> when V<sub>DD</sub> is falling.

The LVD function is illustrated in *Figure 17*.

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum  $V_{DD}$  value (guaranteed for the oscillator frequency) is above  $V_{\text{IT-(LVD)}}$ , the MCU can only be in two modes:

- under full software control
- in static safe reset.

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

Note: The LVD allows the device to be used without any external RESET circuitry.

The LVD is an optional function which can be selected by option byte.

Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull  $V_{DD}$  down to 0V to ensure optimum restart conditions. Refer to circuit example in Figure 84: RESET pin protection when LVD is enabled

It is recommended to make sure that the  $V_{DD}$  supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.




Figure 17. Low voltage detector vs. Reset




Figure 18. Reset and supply management block diagram

### 7.6.2 Auxiliary Voltage Detector (AVD)

The voltage detector function (AVD) is based on an analog comparison between a  $V_{IT-(AVD)}$  and  $V_{IT+(AVD)}$  reference value and the  $V_{DD}$  main supply voltage ( $V_{AVD}$ ). The  $V_{IT-(AVD)}$  reference value for falling voltage is lower than the  $V_{IT+(AVD)}$  reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

Note: The AVD functions only if the LVD is enabled through the option byte.

### Monitoring the V<sub>DD</sub> main supply

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see Section 15.1: Option bytes).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the  $V_{IT+(LVD)}$  or  $V_{IT-(AVD)}$  threshold (AVDF bit is set).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller (See *Figure 19: Using the AVD to monitor VDD*).




Figure 19. Using the AVD to monitor V<sub>DD</sub>

## 7.6.3 Low power modes

Table 9. Effect of low power modes on SI

Mode	Description
WAIT	No effect on SI. AVD interrupts cause the device to exit from WAIT mode.
HALT	The SICSR register is frozen. The AVD remains active.

## Interrupts

The AVD interrupt event generates an interrupt if the corresponding enable control bit (AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 10. Interrupt control bits

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
AVD event	AVDF	AVDIE	Yes	No

### 7.6.4 Register description

## System integrity (SI) control/status register (SICSR)

Read/Write

Reset Value: 0000 0xx0 (0xh)

7							0	
0	0	0	WDGRF	LOCKED	LVDRF	AVDF	AVDIE	l

- Bit 7:5 = Reserved, must be kept cleared.
- Bit 4 = WDGRF Watchdog reset flag

This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts). Combined with the LVDRF flag information, the flag description is given by the following table:

Table 11. Flag description

RESET sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х

#### Bit 3 = LOCKED PLL Locked Flag

This bit is set and cleared by hardware. It is set automatically when the PLL reaches its operating frequency.

0: PLL not locked

1: PLL locked

#### • Bit 2 = LVDRF LVD reset flag

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (by reading). When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

#### • Bit 1 = AVDF Voltage Detector flag

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit is set.

0: V<sub>DD</sub> over AVD threshold

1: V<sub>DD</sub> under AVD threshold

Note: Refer to Monitoring the VDD main supply on page 43 and to Figure 19: Using the AVD to monitor VDD for additional details.

#### • Bit 0 = **AVDIE** Voltage detector interrupt enable

This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag is set. The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled



Note:

The LVDRF flag is not cleared when another RESET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.

In this case, a watchdog reset can be detected by software while an external reset can not.



## 8 Interrupts

The ST7 core may be interrupted by one of two different methods: maskable hardware interrupts as listed in the Interrupt Mapping Table and a nonmaskable software interrupt (TRAP). The Interrupt processing flowchart is shown in *Figure 20: Interrupt processing flowchart*.

The maskable interrupts must be enabled by clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see *External interrupt function on page 64*).

Note: After reset, all interrupts are disabled.

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to *Table 12: Interrupt mapping* for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

As a consequence of the IRET instruction, the I bit will be cleared and the main program will resume.

#### **Priority management**

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case when several interrupts are simultaneously pending, an hardware priority defines which one will be serviced first (see *Table 12: Interrupt mapping*).

#### Interrupts and low power mode

All interrupts allow the processor to leave the WAIT low power mode. Only external and specifically mentioned interrupts allow the processor to leave the HALT low power mode (refer to the "Exit from HALT" column in *Table 12: Interrupt mapping*).

# 8.1 Non maskable software interrupt

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit. It will be serviced according to the flowchart on *Figure 20: Interrupt processing flowchart*.

# 8.2 External interrupts

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low power mode.



Note:

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

Note:

The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of a NANDed source (as described in Section 10: I/O ports), a low level on an I/O pin configured as input with interrupt, masks the interrupt request even in case of rising edge sensitivity.

## 8.3 Peripheral interrupts

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by:

- writing "0" to the corresponding bit in the status register or
- access to the status register while the flag is set followed by a read or write of an associated register.

Note:

The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being enabled) will therefore be lost if the clear sequence is executed.




Figure 20. Interrupt processing flowchart

Table 12. Interrupt mapping

No.	Source block	Description	Register label	Priority order	Exit from HALT or AWUF	Exit from ACTIVE- HALT	Address vector		
	RESET	Reset	N/A		yes	yes	FFFEh-FFFFh		
	TRAP	Software interrupt	IN/A		no		FFFCh-FFFDh		
0	AWU	Auto-wakeup interrupt	AWUCSR		yes (1)		FFFAh-FFFBh		
1	ei0	External interrupt 0		Highest			FFF8h-FFF9h		
2	ei1	External interrupt 1	N/A	priority	V00	no	FFF6h-FFF7h		
3	ei2	External interrupt 2	IN/A	IN/A	IN/A		yes		FFF4h-FFF5h
4	ei3	External interrupt 3					FFF2h-FFF3h		
5	Lite timer	LITE TIMER RTC2 interrupt	LTCSR2	LTCSR2			FFF0h-FFF1h		
6		Not used					FFEEh-FFEFh		
7	SI	AVD interrupt	SICSR				FFECh-FFEDh		
8	AT timer	AT TIMER output compare interrupt or input capture interrupt	PWMxCSR or ATCSR			no	FFEAh-FFEBh		
9		AT TIMER overflow interrupt	ATCSR	<b>▼</b> Lowest	no	yes	FFE8h-FFE9h		
10	Lite timer	LITE TIMER input capture interrupt	LTCSR	priority		no	FFE6h-FFE7h		
11		LITE TIMER RTC1 interrupt	LTCSR			yes	FFE4h-FFE5h		
12	SPI	SPI peripheral interrupts	SPICSR		yes	no	FFE2h-FFE3h		
13		Not used					FFE0h-FFE1h		

<sup>1.</sup> This interrupt exits the MCU from "Auto-wakeup from HALT" mode only.



### External interrupt control register (EICR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
IS31	IS30	IS21	IS20	IS11	IS10	IS01	IS00

Bit 7:6 = IS3[1:0] ei3 sensitivity
 These bits define the interrupt sensitivity for ei3 (Port B0) according to Table 13: Interrupt sensitivity bits.

- Bit 5:4 = IS2[1:0] ei2 sensitivity
   These bits define the interrupt sensitivity for ei2 (Port B3) according to Table 13: Interrupt sensitivity bits.
- Bit 3:2 = IS1[1:0] ei1 sensitivity
   These bits define the interrupt sensitivity for ei1 (Port A7) according to Table 13: Interrupt sensitivity bits.
- Bit 1:0 = IS0[1:0] ei0 sensitivity
   These bits define the interrupt sensitivity for ei0 (Port A0) according to Table 13: Interrupt sensitivity bits.

Note: These 8 bits can be written only when the I bit in the CC register is set.

Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts. Refer to External interrupt function on page 64.

ISx1ISx0External interrupt sensitivity00Falling edge & low level01Rising edge only10Falling edge only11Rising and falling edge

Table 13. Interrupt sensitivity bits



### **External interrupt selection register (EISR)**

Read/Write

Reset Value: 0000 1100 (0Ch)

7							0
IS31	IS30	IS21	IS20	IS11	IS10	IS01	IS00

• Bits 7:6 = **ei3[1:0]** *ei3 pin selection* 

These bits are written by software. They select the Port B I/O pin used for the ei3 external interrupt according to the table below.

Table 14. External interrupt I/O pin ei3[1:0] selection

ei31	ei30	I/O pin
0	0	PB0 <sup>(1)</sup>
0	1	PB1
1	0	PB2

<sup>1.</sup> Reset state

• Bits 5:4 = **ei2[1:0]** *ei2 pin selection* 

These bits are written by software. They select the Port B I/O pin used for the ei2 external interrupt according to the table below.

Table 15. External interrupt I/O pin ei2[1:0] selection

ei21	ei20	I/O pin
0	0	PB3 <sup>(1)</sup>
0	1	PB4 <sup>(2)</sup>
1	0	PB5
1	1	PB6

<sup>1.</sup> Reset state

2. PB4 cannot be used as an external interrupt in HALT mode.

• Bit 3:2 = ei1[1:0] ei1 pin selection

These bits are written by software. They select the Port A I/O pin used for the ei1 external interrupt according to the table below.

Table 16. External interrupt I/O pin ei1[1:0] selection

ei11	ei10	I/O pin
0	0	PA4
0	1	PA5
1	0	PA6
1	1	PA7 <sup>(1)</sup>

<sup>1.</sup> Reset state

Bits 1:0 = ei0[1:0] ei0 pin selection
 These bits are written by software. They select the Port A I/O pin used for the ei0 external interrupt according to the table below.

Table 17. External interrupt I/O pin ei0[1:0] selection

ei01	ei00	I/O pin
0	0	PA0 <sup>(1)</sup>
0	1	PA1
1	0	PA2
1	1	PA3

1. Reset state

# 9 Power saving modes

### 9.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, five main power saving modes are implemented in the ST7 (see *Figure 21*):

- Slow
- Wait (and Slow-Wait)
- Active Halt
- Auto Wake up From Halt (AWUF)
- Halt

After a RESET the normal operating mode is selected by default (Run mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 ( $f_{OSC2}$ ).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.




Figure 21. Power saving mode transitions

### 9.2 SLOW mode

This mode has two targets:

- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f<sub>CPU</sub>) to the available supply voltage.

SLOW mode is controlled by the SMS bit in the MCCSR register which enables or disables SLOW mode.

In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked at this lower frequency.

Note:

SLOW-WAIT mode is activated when entering WAIT mode while the device is already in SLOW mode.

fosc Innummin SMS

fosc Normal Run mode request

Figure 22. SLOW mode clock transition

## 9.3 WAIT mode

WAIT mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the "WFI" instruction.

All peripherals remain active. During WAIT mode, the I bit of the CC register is cleared, to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in WAIT mode until an interrupt or RESET occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in WAIT mode until a RESET or an Interrupt occurs, causing it to wake up.

Refer to Figure 23.






Figure 23. WAIT mode flowchart

 Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

### 9.4 HALT mode

The HALT mode is the lowest power consumption mode of the MCU. It is entered by executing the "HALT" instruction when ACTIVVE-HALT is disabled (see Section 9.5: ACTIVE-HALT mode for more details) and when the AWUEN bit in the AWUCSR register is cleared.

The MCU can exit HALT mode on reception of either a specific interrupt (see *Table 12: Interrupt mapping*) or a reset. When exiting HALT mode by means of a reset or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the startup delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 25: HALT mode flowchart*).

When entering HALT mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.


In HALT mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the



ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with HALT mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 15.1: Option bytes for more details).

Figure 24. HALT timing overview






Figure 25. HALT mode flowchart

- 1. WDGHALT is an option bit (see Section 15.1: Option bytes for more details).
- 2. Peripheral clocked with an external clock source can still be active.
- Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to Table 12: Interrupt mapping for more details.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.
- If the PLL is enabled by option byte, it outputs the clock after a delay of t<sub>STARTUP</sub> (see Figure 12: PLL output frequency timing diagram).

#### 9.4.1 HALT mode recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT



- instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in program memory with the value 0x8E.
- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).

### 9.5 ACTIVE-HALT mode

ACTIVE-HALT mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'HALT' instruction.

The decision to enter either in ACTIVEHALT or HALT mode is given by the LTCSR/ATCSR register status as shown in the following table:

LTCSR1 TB1IE bit	ATCSR OVFIE bit	ATCSRCK1 bit	ATCSRCK0 bit	Meaning
0	Х	х	0	ACTIVE-HALT
0	0	x	x	mode disabled
1	х	x	x	ACTIVE-HALT
x	1	0	1	mode enabled

Table 18. ACTIVE-HALT mode

The MCU can exit ACTIVE-HALT mode on reception of a specific interrupt (see *Table 12: Interrupt mapping*) or a RESET:

- When exiting ACTIVE-HALT mode by means of a RESET, a 256 or 4096 CPU cycle delay occurs. After the start up delay, the CPU resumes operation by fetching the reset vector which woke it up (see *Figure 27: ACTIVE-HALT mode Flow-chart*).
- When exiting ACTIVE-HALT mode by means of an interrupt, the CPU immediately resumes operation by servicing the interrupt vector which woke it up (see Figure 27: ACTIVE-HALT mode Flow-chart).

When entering ACTIVE-HALT mode, the I bit in the CC register is cleared to enable interrupts.

Therefore, if an interrupt is pending, the MCU wakes up immediately.

In ACTIVE-HALT mode, only the main oscillator and the selected timer counter (LT/AT) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).




Note:

As soon as ACTIVE-HALT is enabled, executing a HALT instruction while the Watchdog is active does not generate a RESET.


This means that the device cannot spend more than a defined delay in this power saving mode.

Figure 26. ACTIVE-HALT timing overview



1. This delay occurs only if the MCU exits ACTIVE-HALT mode by means of a RESET.

Figure 27. ACTIVE-HALT mode Flow-chart




- 1. Peripherals clocked with an external clock source can still be active.
- Only the RTC1 interrupt and some specific interrupts can exit the MCU from ACTIVE-HALT mode. Refer to Table 12: Interrupt mapping for more details.
- 3. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

## 9.6 Auto-wakeup from HALT mode

Auto Wake Up From Halt (AWUF) mode is similar to Halt mode with the addition of a specific internal RC oscillator for wake-up (Auto Wake Up from Halt Oscillator). Compared to ACTIVE-HALT mode, AWUF has lower power consumption (the main clock is not kept running, but there is no accurate realtime clock available. It is entered by executing the HALT instruction when the AWUEN bit in the AWUCSR register has been set.

Figure 28. AWUF mode block diagram



As soon as HALT mode is entered, and if the AWUEN bit has been set in the AWUCSR register, the AWU RC oscillator provides a clock signal (f<sub>AWU\_RC</sub>). Its frequency is divided by a fixed divider and a programmable prescaler controlled by the AWUPR register. The output of this prescaler provides the delay time. When the delay has elapsed the AWUF flag is set by hardware and an interrupt wakes-up the MCU from Halt mode. At the same time the main oscillator is immediately turned on and a 256 or 4096 cycle delay is used to stabilize it. After this start-up delay, the CPU resumes operation by servicing the AWUF interrupt. The AWU flag and its associated interrupt are cleared by software reading the AWUCSR register.

To compensate for any frequency dispersion of the AWU RC oscillator, it can be calibrated by measuring the clock frequency  $f_{AWU\_RC}$  and then calculating the right prescaler value. Measurement mode is enabled by setting the AWUM bit in the AWUCSR register in Run mode. This connects  $f_{AWU\_RC}$  to the input capture of the 12-bit Auto-Reload timer, allowing the  $f_{AWU\_RC}$  to be measured using the main oscillator clock as a reference timebase.

#### Similarities with HALT mode:

The following AWUF mode behavior is the same as normal Halt mode:

- The MCU can exit AWUF mode by means of any interrupt with exit from Halt capability or a reset (see Section 9.4: HALT mode).
- When entering AWUF mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.
- In AWUF mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. None of the peripherals are clocked except those which get their clock supply from another clock generator (such as an external or auxiliary oscillator like the AWU oscillator).
- The compatibility of Watchdog operation with AWUF mode is configured by the WDGHALT option bit in the option byte. Depending on this setting, the HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET.



Figure 29. AWUF halt timing diagram





Figure 30. AWUF mode flowchart



- 1. WDGHALT is an option bit (see Section 15.1: Option bytes for more details).
- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only an AWUF interrupt and some specific interrupts can exit the MCU from HALT mode (such as external



interrupt). Refer to Table 12: Interrupt mapping for more details.

- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.
- If the PLL is enabled by option byte, it outputs the clock after an additional delay of t<sub>STARTUP</sub> (see Figure 12: PLL output frequency timing diagram).

### 9.6.1 Register description

## AWUF control/status register (CR)

Read/Write

Reset value: 0000 0000 (0Ch)

7							0
0	0	0	0	0	AWUF	AWUM	AWUEN

- Bits 7:3 = Reserved
- Bit 2 = AWUF Auto-Wakeup Flag

This bit is set by hardware when the AWU module generates an interrupt and cleared by software on reading AWUCSR. Writing to this bit does not change its value.

- 0: No AWU interrupt occurred
- 1: AWU interrupt occurred
- Bit 1= AWUM Auto-Wakeup Measurement

This bit enables the AWU RC oscillator and connects its output to the input capture of the 12-bit Auto-Reload timer. This allows the timer to be used to measure the AWU RC oscillator dispersion and then compensate this dispersion by providing the right value in the AWUPRE register.

- 0: Measurement disabled
- 1: Measurement enabled
- Bit 0 = AWUEN Auto Wake Up From Halt Enabled

This bit enables the Auto Wake Up From Halt feature:

once HALT mode is entered, the AWUF wakes up the microcontroller after a time delay dependent on the AWU prescaler value. It is set and cleared by software.

- 0: AWUF (Auto Wake Up From Halt) mode disabled
- 1: AWUF (Auto Wake Up From Halt) mode enabled

### **AWUF prescaler register list (AWUPR)**

Read/Write

Reset value: 1111 1111 (FFh)

7 0

AWUPR7	AWUPR6	AWUPR5	AWUPR4	AWUPR3	AWUPR2	AWUPR1	AWUPR0

Bits 7:0= AWUPR[7:0] Auto-wakeup prescaler
These 8 bits define the AWUPR dividing factor (as explained in Table 19: AWU prescaler below):

Table 19. AWU prescaler

AWUPR[7:0]	Dividing factor
00h	Forbidden
01h	1
_	-
FEh	254
FFh	255

In AWU mode, the period that the MCU stays in HALT mode (t<sub>AWU</sub> in *Figure 29: AWUF halt timing diagram*) is defined by:

$$t_{AWU} = 64 \times AWUPR \times \frac{1}{f_{AWURC}} + t_{RCSTRT}$$

This prescaler register can be programmed to modify the time that the MCU stays in HALT mode before waking up automatically.

Note:

If 00h is written to AWUPR, depending on the product, an interrupt is generated immediately after a HALT instruction, or the AWUPR remains unchanged.

Table 20. AWU register map and reset values

Addres s (Hex.)	Register label	7	6	5	4	3	2	1	0
0049h	AWUPR Reset value	AWUPR 1							
004Ah	AWUCSR Reset value	0	0	0	0	0	AWUF	AWUM	AWUEN

## 10 I/O ports

### 10.1 Introduction

The I/O ports allow data transfer. An I/O port can contain up to 8 pins. Each pin can be programmed independently either as a digital input or digital output. In addition, specific pins may have several other functions. These functions can include external interrupt, alternate signal input/output for on chip peripherals or analog input.

## 10.2 Functional description

A Data Register (DR) and a Data Direction Register (DDR) are always associated with each port.

The Option Register (OR), which allows input/output options, may or may not be implemented. The following description takes into account the OR register. Refer to Section 10.7: Device-specific I/O port configuration for device specific information.

An I/O pin is programmed using the corresponding bits in the DDR, DR and OR registers: bit x corresponding to pin x of the port.

Figure 31 shows the generic I/O block diagram.

## 10.2.1 Input modes

Clearing the DDRx bit selects input mode. In this mode, reading its DR bit returns the digital value from that I/O pin.

If an OR bit is available, different input modes can be configured by software: floating or pull-up. Refer to I/O Port Implementation section for configuration.

Note:

Writing to the DR modifies the latch value but does not change the state of the input pin. Do not use read/modify/write instructions (BSET/BRES) to modify the DR register.

#### **External interrupt function**

Depending on the device, setting the ORx bit while in input mode can configure an I/O as an input with interrupt. In this configuration, a signal edge or level input on the I/O generates an interrupt request via the corresponding interrupt vector (eix).

Falling or rising edge sensitivity is programmed independently for each interrupt vector. The External Interrupt Control Register (EICR) or the Miscellaneous Register controls this sensitivity, depending on the device.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see pinout description in *Section 2: Pin description* and *Interrupts on page 44*.

If several I/O interrupt pins on the same interrupt vector are selected simultaneously, they are logically combined. For this reason if one of the interrupt pins is tied low, it may mask the others.

External interrupts are hardware interrupts. Fetching the corresponding interrupt vector automatically clears the request latch. Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts.

57

### Spurious interrupts

When enabling/disabling an external interrupt by setting/resetting the related OR register bit, a spurious interrupt is generated if the pin level is low and its edge sensitivity includes falling/rising edge. This is due to the edge detector input which is switched to '1' when the external interrupt is disabled by the OR register.

To avoid this unwanted interrupt, a "safe" edge sensitivity (rising edge for enabling and falling edge for disabling) has to be selected before changing the OR register bit and configuring the appropriate sensitivity again.

#### Caution:

In case a pin level change occurs during these operations (asynchronous signal input), as interrupts are generated according to the current sensitivity, it is advised to disable all interrupts before and to reenable them after the complete previous sequence in order to avoid an external interrupt occurring on the unwanted edge.

This corresponds to the following steps:

- To enable an external interrupt:
  - set the interrupt mask with the SIM instruction (in cases where a pin level change could occur)
  - select rising edge
  - enable the external interrupt through the OR register
  - select the desired sensitivity if different from rising edge
  - reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur).
- 2. To disable an external interrupt:
  - set the interrupt mask with the SIM instruction SIM (in cases where a pin level change could occur)
  - select falling edge
  - disable the external interrupt through the OR register
  - select rising edge
  - reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur).

#### 10.2.2 **Output modes**

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or opendrain. Refer to I/O Port Implementation section for configuration.

Table 21. DR value and output pin status

DR	Push-pull	Open-drain
0	$V_{OL}$	V <sub>OL</sub>
1	V <sub>OH</sub>	Floating



#### 10.2.3 Alternate functions

Many ST7s I/Os have one or more alternate functions. These may include output signals from, or input signals to, on-chip peripherals. The Device Pin Description table describes which peripheral signals can be input/output to which ports.

A signal coming from an on-chip peripheral can be output on an I/O. To do this, enable the on-chip peripheral as an output (enable bit in the peripheral's control register). The peripheral configures the I/O as an output and takes priority over standard I/O programming. The I/O's state is readable by addressing the corresponding I/O data register.

Configuring an I/O as floating enables alternate function input. It is not recommended to configure an I/O as pull-up as this will increase current consumption.

Before using an I/O as an alternate input, configure it without interrupt. Otherwise spurious interrupts can occur.

Configure an I/O as input floating for an on-chip peripheral signal which can be input and output.

#### Caution:

I/Os which can be configured as both an analog and digital alternate function need special attention.

The user must control the peripherals so that the signals do not arrive at the same time on the same pin. If an external clock is used, only the clock alternate function should be employed on that I/O pin and not the other alternate function.




Figure 31. I/O port general block diagram

Note:

Refer to the Section 10.7: Device-specific I/O port configuration for device specific information.

Table 22. I/O port mode options<sup>(1)</sup>

Configuration mode		ode Pull-up F		Diodes	
	Configuration mode	Pull-up	P-buffer	to V <sub>DD</sub>	to V <sub>SS</sub>
Input	Floating with/without interrupt	Off	Off		
Input	Pull-up with/without interrupt	On	Oii	On	
	Push-pull	Off	On	Oli	On
Output	Open drain (logic level)	Oll	Off		
	True open drain	NI	NI	NI <sup>(2)</sup>	

Legend:

NI - not implemented Off - implemented not activated On - implemented and activated.

The diode to  $V_{DD}$  is not implemented in the true open drain pads. A local protection between the pad and  $V_{OL}$  is implemented to protect the device against positive stress.




Table 23. I/O configurations




Table 23. I/O configurations (continued)

- When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- 2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.
- 3. For true open drain, these elements are not implemented.

#### **Analog alternate function**

Configure the I/O as floating input to use an ADC input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail, connected to the ADC input.

#### **Analog recommendations**

Do not change the voltage level or loading on any I/O while conversion is in progress. Do not have clocking pins located close to a selected analog pin.

Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.


## 10.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific I/O port features such as ADC input or open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in *Figure 32*. Other transitions are potentially risky and should be avoided, since they may present unwanted side-effects such as spurious interrupt generation.



Figure 32. Interrupt I/O port state transitions



## 10.4 Unused I/O pins

Unused I/O pins must be connected to fixed voltage levels. Refer to Section 13.8: I/O port pin characteristics.

## 10.5 Low power modes

Table 24. Effect of low power modes on I/O ports

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

## 10.6 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and if the I bit in the CC register is cleared (RIM instruction).

Table 25. I/O port interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
External interrupt on selected external event	-	DDRx ORx	Yes	Yes

# 10.7 Device-specific I/O port configuration

The I/O port register configurations are summarized as follows:

### Standard ports

**Table 26. Ports PA7:0, PB6:0** 

	_	_
Mode	DDR	OR
Floating input	0	0
Pull-up input	0	1

Table 26. Ports PA7:0, PB6:0 (continued)

Mode	DDR	OR
Open drain output	1	0
Push-pull output	1	1

Table 27. Port configuration (standard ports)

Port	Pin name	Inp	out	Output		
Polt	Fill lialile	OR = 0	OR = 1	OR = 0	OR = 1	
Port A	PA7:0	Floating	Pull-up	Open drain	Push-pull	
Port B	PB6:0	Floating	Pull-up	Open drain	Push-pull	

Note: On ports where the external interrupt capability is selected using the EISR register, the configuration will be as follows:

Table 28. Port configuration (Interrupt ports)

Port	Pin name	lnı	put	Output		
		OR = 0	OR = 1	OR = 0	OR = 1	
Port A	PA7:0	Floating	Pull-up interrupt	Open drain	Push-pull	
Port B	PB6:0	Floating	Pull-up interrupt	Open drain	Push-pull	

## Interrupt ports

Table 29. Ports where the external interrupt capability selected using the EISR register

Mode	DDR	OR
Floating input	0	0
Pull-up interrupt input	0	1
Open drain output	1	0
Push-pull output	1	1

Table 30. I/O port register map and reset values

the second control of									
Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0000h	PADR	MSB							LSB
	Reset value	1	1	1	1	1	1	1	1
0001h	PADDR	MSB							LSB
	Reset value	0	0	0	0	0	0	0	0
0002h	PAOR	MSB							LSB
	Reset value	0	1	0	0	0	0	0	0



Table 30. I/O port register map and reset values (continued)

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0003h	PBDR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
0004h	PBDDR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
0005h	PBOR Reset value	MSB 0	0	0	0	0	0	0	LSB 0



# 11 On-chip peripherals

## 11.1 Watchdog timer (WDG)

#### 11.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 11.1.2 Main features

- Programmable free-running downcounter (64 increments of 16000 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte.

## 11.1.3 Functional description

The counter value stored in the CR register (bits T[6:0]), is decremented every 16000 machine cycles, and the length of the time-out period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 30 $\mu$ s.




Figure 33. Watchdog block diagram

The application program must write in the CR register at regular intervals during normal operation to prevent an MCU reset. This downcounter is freerunning: it counts down even if the watchdog is disabled. The value to be stored in the CR register must be between FFh and C0h (see *Table 31: Watchdog timing*):

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset.

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.

Table 31. Watchdog timing<sup>(1)</sup>

f <sub>CPU</sub> = 8 MHz					
WDG counter code	min [ms]	max [ms]			
C0h	1	2			
FFh	127	128			

<sup>1.</sup> The timing variation is due to the unknown status of the prescaler when writing to the CR register.

Note:

The number of CPU clock cycles applied during the reset phase (256 or 4096) must be taken into account in addition to these timings.

# 11.1.4 Hardware watchdog option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used.

Refer to the Option Byte description in Section 15: Device configuration.

### Using HALT mode or ACTIVE-HALT mode with the WDG (WDGHALT option)

If Halt mode with Watchdog is enabled by option byte (No watchdog reset on HALT instruction), it is recommended before executing the HALT instruction to refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller. Same behavior in active-halt mode.

### 11.1.5 Interrupts

None.



T2

T1

Т3

1

# 11.1.6 Register description

# Control register (CR)

Read/Write

Reset value: 0111 1111 (7Fh)

7							0
WDGA	T6	T5	T4	T3	T2	T1	T0

• Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset.

When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option byte.

WDGA

Bits 6:0 = T[6:0] 7-bit timer (MSB to LSB).
 These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Address (Hex.) Register 7 6 5 4 3 2 1

T6

1

Table 32. Watchdog timer register map and reset values

T5

T4

# 11.2 12-bit autoreload timer 2 (AT2)

**WDGCR** 

Reset value

# 11.2.1 Introduction

002Eh

The 12-bit Autoreload Timer can be used for general-purpose timing functions. It is based on a free-running 12-bit upcounter with an input capture register and four PWM output channels. There are 6 external pins:

- Four PWM outputs
- ATIC pin for the Input Capture function
- BREAK pin for forcing a break condition on the PWM outputs.

0

T0

1

#### 11.2.2 Main features

- 12-bit upcounter with 12-bit autoreload register (ATR)
- Maskable overflow interrupt
- Generation of four independent PWMx signals
- Frequency 2 kHz-4 MHz (@ 8 MHz f<sub>CPU</sub>)
  - programmable duty-cycles
  - polarity control
  - programmable output modes
  - maskable Compare interrupt
- Input capture
  - 12-bit input capture register (ATICR)
  - triggered by rising and falling edges
  - maskable IC interrupt.




Figure 34. Block diagram

#### 11.2.3 **Functional description**

### **PWM** mode

This mode allows up to four Pulse Width Modulated signals to be generated on the PWMx output pins. The PWMx output signals can be enabled or disabled using the OEx bits in the PWMCR register.

# PWM frequency and duty cycle

The four PWM signals have the same frequency ( $f_{PWM}$ ) which is controlled by the counter period and the ATR register value.

 $f_{PWM} = f_{COUNTER} / (4096 - ATR)$ 

Following the above formula,

- If f<sub>COUNTER</sub> is 32 MHz, the maximum value of f<sub>PWM</sub> is 8 MHz (ATR register value = 4092), the minimum value is 8 KHz (ATR register value = 0)
- If f<sub>COUNTER</sub> is 4 Mhz, the maximum value of f<sub>PWM</sub> is 2 MHz (ATR register value = 4094), the minimum value is 1 KHz (ATR register value = 0).

Note: The maximum value of ATR is 4094 because it must be lower than the DCR value which must be 4095 in this case.

At reset, the counter starts counting from 0.

When a upcounter overflow occurs (OVF event), the preloaded Duty cycle values are transferred to the Duty Cycle registers and the PWMx signals are set to a high level. When the upcounter matches the DCRx value the PWMx signals are set to a low level. To obtain a signal on a PWMx pin, the contents of the corresponding DCRx register must be greater than the contents of the ATR register.

The polarity bits can be used to invert any of the four output signals. The inversion is synchronized with the counter overflow if the TRAN bit in the TRANCR register is set (reset value). See *Figure 35*.




Figure 35. PWM inversion diagram

The maximum available resolution for the PWMx duty cycle is:

Resolution = 1/(4096 - ATR)

Note:

To get the maximum resolution (1/4096), the ATR register must be 0. With this maximum resolution, 0% and 100% can be obtained by changing the polarity.

57

76/170 DocID8349 Rev 7





Figure 36. PWM function

Figure 37. PWM signal from 0% to 100% duty cycle



### **Output compare mode**

To use this function, load a 12-bit value in the DCRxH and DCRxL registers.

When the 12-bit upcounter (CNTR) reaches the value stored in the DCRxH and DCRxL registers, the CMPF bit in the PWMxCSR register is set and an interrupt request is generated if the CMPIE bit is set.

Note: The output compare function is only available for DCRx values other than 0 (reset value).

### **Break function**

The break function is used to perform an emergency shutdown of the power converter.

The break function is activated by the external BREAK pin (active low). In order to use the BREAK pin it must be previously enabled by software setting the BPEN bit in the BREAKCR register.

When a low level is detected on the BREAK pin, the BA bit is set and the break function is activated.



Software can set the BA bit to activate the break function without using the BREAK pin.

- When the break function is activated (BA bit =1):
  - the break pattern (PWM[3:0] bits in the BREAKCR) is forced directly on the PWMx output pins (after the inverter),
  - the 12-bit PWM counter is set to its reset value,
  - the ARR, DCRx and the corresponding shadow registers are set to their reset values,
  - the PWMCR register is reset.
- When the break function is deactivated after applying the break (BA bit goes from 1 to 0 by software):
  - the control of PWM outputs is transferred to the port registers.




Figure 38. Block diagram of break function

Note: The BREAK pin value is latched by the BA bit.

### Input capture

The 12-bit ATICR register is used to latch the value of the 12-bit free running upcounter after a rising or falling edge is detected on the ATIC pin.

When an input capture occurs, the ICF bit is set and the ATICR register contains the value of the free running upcounter. An IC interrupt is generated if the ICIE bit is set. The ICF bit is reset by reading the ATICR register when the ICF bit is set. The ATICR is a read only register and always contains the free running upcounter value which corresponds to the most recent input capture. Any further input capture is inhibited while the ICF bit is set.

78/170 DocID8349 Rev 7






Figure 39. Input capture timing diagram

# 11.2.4 Low power modes

Table 33. Effect of low power modes

Mode	Description
SLOW	The input frequency is divided by 32
WAIT	No effect on AT timer
ACTIVE-HALT	AT timer halted except if CK0=1, CK1=0 and OVFIE=1
HALT	AT timer halted

# 11.2.5 Interrupts

Table 34. Interrupts events

Interrupt event <sup>(1)</sup>	Event flag	Enable Control bit	Exit from WAIT	Exit from HALT	Exit from ACTIVE-HALT
Overflow event	OVF	OVIE	Yes	No	Yes <sup>(2)</sup>
IC event	ICF	ICIE	Yes	No	No
CMP event	CMPF0	CMPIE	Yes	No	No

The CMP and IC events are connected to the same interrupt vector. The OVF event is mapped on a separate vector (see Interrupts chapter). They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC register is reset (RIM instruction).

<sup>2.</sup> Only if CK0=1 and CK1=0 ( $f_{COUNTER} = f_{LTIMER}$ )

# 11.2.6 Register description

# Timer control status register (ATCSR)

Read / Write

Reset value: 0x00 0000 (x0h)

7							0
0	ICF	ICIE	CK1	CK0	OVF	OVFIE	CMPIE

- Bit 7 = Reserved.
- Bit 6 = ICF Input capture flag

This bit is set by hardware and cleared by software by reading the ATICR register (a read access to ATICRH or ATICRL will clear this flag). Writing to this bit does not change the bit value.

- 0: No input capture
- 1: An input capture has occurred
- Bit 5 = ICIE IC interrupt enable

This bit is set and cleared by software.

- 0: Input capture interrupt disabled
- 1: Input capture interrupt enabled
- Bits 4:3 = **CK[1:0]** Counter clock selection

These bits are set and cleared by software and cleared by hardware after a reset. They select the clock frequency of the counter.

Counter clock selection	CK1	CK0
OFF	0	0
f <sub>LTIMER</sub> (1 ms timebase @ 8 MHz) <sup>(1)</sup>	0	1
f <sub>CPU</sub>	1	0
32 MHz <sup>(2)</sup>	1	1

Table 35. Counter clock selection

- 1. PWM mode and Output Compare modes are not available at this frequency.
- 2. ATICR counter may return inaccurate results when read. It is therefore not recommended to use Input Capture mode at this frequency.
- Bit 2 = **OVF** Overflow flag

This bit is set by hardware and cleared by software by reading the TCSR register. It indicates the transition of the counter from FFFh to ATR value.

- 0: No counter overflow occurred
- 1: Counter overflow occurred
- Bit 1 = **OVFIE** Overflow interrupt enable

This bit is read/write by software and cleared by hardware after a reset.

- 0: OVF interrupt disabled.
- 1: OVF interrupt enabled.
- Bit 0 = **CMPIE** Compare interrupt enable

This bit is read/write by software and cleared by hardware after a reset. It can be used to mask the interrupt generated when the CMPF bit is set.

80/170 DocID8349 Rev 7



0: CMPF interrupt disabled.1: CMPF interrupt enabled.

# Counter register high (CNTRH)

Read only

Reset value: 0000 0000 (000h)

15							8
0	0	0	0	CNTR11	CNTR10	CNTR9	CNTR8

### Counter register low (CNTRL)

Read only

Reset value: 0000 0000 (000h)

7							U
CNTR7	CNTR6	CNTR5	CNTR4	CNTR3	CNTR2	CNTR1	CNTR0

- Bits 15:12 = Reserved
- Bits 11:0 = CNTR[11:0] Counter value

This 12-bit register is read by software and cleared by hardware after a reset. The counter is incremented continuously as soon as a counter clock is selected. To obtain the 12-bit value, software should read the counter value in two consecutive read operations, LSB first. When a counter overflow occurs, the counter restarts from the value specified in the ATR register.

### **Autoreload register (ATRH)**

Read / Write

Reset Value: 0000 0000 (00h)



- Bits 15:12 = Reserved
- Bits 11:0 = **ATR[11:0]** Counter value

This 12-bit register is read by software and cleared by hardware after a reset. The counter is incremented continuously as soon as a counter clock is selected. To obtain the 12-bit value, software should read the counter value in two consecutive read operations, LSB first. When a counter overflow occurs, the counter restarts from the value specified in the ATR register.

# **Autoreload register (ATRL)**

Read / Write

Reset Value: 0000 0000 (00h)

7							0
ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0

# PWM output control register (PWMCR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	OE3	0	OE2	0	OE1	0	OE0

• Bits 7:0 = **OE[3:0]** PWMx output enable

These bits are set and cleared by software and cleared by hardware after a reset. 0: PWM mode disabled. PWMx output alternate function disabled: I/O pin free for general purpose I/O after an overflow event.

1: PWM mode enabled

# PWMx control status register (PWMxCSR)

Read / Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	OPx	OE0

- Bits 7:2 = Reserved, must be kept cleared
- Bit 1 = **OPx** *PWMx Output Polarity*

This bit is read/write by software and cleared by hardware after a reset. This bit selects the polarity of the PWM signal.

- 0: The PWM signal is not inverted
- 1: The PWM signal is inverted
- Bit 0 = CMPFx PWMx Compare Flag

This bit is set by hardware and cleared by software by reading the PWMxCSR register. It indicates that the upcounter value matches the DCRx register value.

- 0: Upcounter value does not match DCR value.
- 1: Upcounter value matches DCR value

# **Break control register (BREAKCR)**

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	BA	BPEN	PWM3	PWM2	PWM1	PWM0

- Bits 7:6 = Reserved. Forced by hardware to 0.
- Bit 5 = **BA** Break Active

This bit is read/write by software, cleared by hardware after reset and set by hardware when the BREAK pin is low. It activates/deactivates the Break function.

- 0: Break not active
- 1: Break active
- Bit 4 = **BPEN** Break pin enable

This bit is read/write by software and cleared by hardware after Reset.

- 0: Break pin disabled
- 1: Break pin enabled
- Bits 3:0 = PWM[3:0] Break pattern

These bits are read/write by software and cleared by hardware after a reset. They are used to force the four PWMx output signals into a stable state when the Break function is active.

# PWMx duty cycle register high (DCRxH)

Read / Write

Reset Value: 0000 0000 (00h)

15							8
0	0	0	0	DCR11	DCR10	DCR9	DCR8

### PWMx duty cycle register low (DCRxL)

Read / Write

Reset value: 0000 0000 (00h)

7							0
DCR7	DCR6	DCR5	DCR4	DCR3	DCR2	DCR1	DCR0

- Bits 15:12 = Reserved
- Bits 11:0 = DCR[11:0] PWMx duty cycle value

This 12-bit value is written by software. It defines the duty cycle of the corresponding PWM output signal (see *Figure 36*).

In PWM mode (OEx=1 in the PWMCR register) the DCR[11:0] bits define the duty cycle of the PWMx output signal (see *Figure 36*). In Output Compare mode, they define the value to be compared with the 12-bit upcounter value.



# Input capture register high (ATICRH)

Read only

Reset Value: 0000 0000 (00h)

15							8
0	0	0	0	ICR11	ICR10	ICR9	ICR8

# Input capture register low (ATICRL)

Read only

Reset Value: 0000 0000 (00h)

7							0	
ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0	

- Bits 15:12 = Reserved.
- Bits 11:0 = ICR[11:0] Input capture data.

This is a 12-bit register which is readable by software and cleared by hardware after a reset. The ATICR register contains captured the value of the 12-bit CNTR register when a rising or falling edge occurs on the ATIC pin. Capture will only be performed when the ICF flag is cleared.

# **Transfer control register (TRANCR)**

Read/Write

Reset Value: 0000 0001 (01h)

7							0
0	0	0	0	0	0	0	TRAN

- Bits 7:1 Reserved. Forced by hardware to 0.
- Bit 0 = **TRAN** *Transfer enable*

This bit is read/write by software, cleared by hardware after each completed transfer and set by hardware after reset.

It allows the value of the DCRx registers to be transferred to the DCRx shadow registers after the next overflow event.

The OPx bits are transferred to the shadow OPx bits in the same way.

Table 36. Register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0D	ATCSR Reset value	0	ICF 0	ICIE 0	CK1 0	CK0 0	OVF 0	OVFIE 0	CMPIE 0
0E	CNTRH Reset value	0	0	0	0	CNTR11 0	CNTR10 0	CNTR9 0	CNTR8 0



Table 36. Register map and reset values (continued)

		ne 30. Register map and			1	`			
Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0F	CNTRL Reset value	CNTR7 0	CNTR8 0	CNTR7 0	CNTR6 0	CNTR3 0	CNTR2 0	CNTR1 0	CNTR0 0
10	ATRH Reset value	0	0	0	0	ATR11 0	ATR10 0	ATR9 0	ATR8 0
11	ATRL Reset value	ATR7	ATR6 0	ATR5 0	ATR4 0	ATR3 0	ATR2 0	ATR1 0	ATR0 0
12	PWMCR Reset value	0	OE3 0	0	OE2 0	0	OE1 0	0	OE0 0
13	PWM0CSR Reset value	0	0	0	0	0	0	OP0 0	CMPF0 0
14	PWM1CSR Reset value	0	0	0	0	0	0	OP1 0	CMPF1 0
15	PWM2CSR Reset value	0	0	0	0	0	0	OP2 0	CMPF2 0
16	PWM3CSR Reset value	0	0	0	0	0	0	OP3 0	CMPF3 0
17	DCR0H Reset value	0	0	0	0	DCR11 0	DCR10 0	DCR9 0	DCR8 0
18	DCR0L Reset value	DCR7 0	DCR6 0	DCR5 0	DCR4 0	DCR3 0	DCR2 0	DCR1 0	DCR0 0
19	DCR1H Reset value	0	0	0	0	DCR11 0	DCR10 0	DCR9 0	DCR8 0
1A	DCR1L Reset value	DCR7 0	DCR6 0	DCR5 0	DCR4 0	DCR3 0	DCR2 0	DCR1 0	DCR0 0
1B	DCR2H Reset value	0	0	0	0	DCR11 0	DCR10 0	DCR9 0	DCR8 0
1C	DCR2L Reset value	DCR7 0	DCR6 0	DCR5 0	DCR4 0	DCR3 0	DCR2 0	DCR1 0	DCR0 0
1D	DCR3H Reset value	0	0	0	0	DCR11 0	DCR10 0	DCR9 0	DCR8 0
1E	DCR3L Reset value	DCR7 0	DCR6 0	DCR5 0	DCR4 0	DCR3 0	DCR2 0	DCR1 0	DCR0 0
1F	ATICRH Reset value	0	0	0	0	ICR11 0	ICR10 0	ICR9 0	ICR8 0
20	ATICRL Reset value	ICR7 0	ICR6 0	ICR5 0	ICR4 0	ICR3 0	ICR2 0	ICR1 0	ICR0 0
21	TRANCR Reset value	0	0	0	0	0	0	0	TRAN 1
22	BREAKCR Reset value	0	0	BA 0	BPEN 0	PWM3 0	PWM2 0	PWM1 0	PWM0 0



# 11.3 Lite timer 2 (LT2)

### 11.3.1 Introduction

The Lite timer can be used for general-purpose timing functions. It is based on two free-running 8-bit upcounters, an 8-bit input capture register.

### 11.3.2 Main features

- Real-time clock
  - One 8-bit upcounter 1 ms or 2 ms timebase period (@ 8 MHz f<sub>OSC</sub>)
  - One 8-bit upcounter with autoreload and programmable timebase period from 4μs to 1.024 ms in 4 μs increments (@ 8 MHz f<sub>OSC</sub>)
  - 2 Maskable timebase interrupts.
- Input capture
  - 8-bit input capture register (LTICR)
  - Maskable interrupt with wakeup from HALT mode capability.




Figure 40. Lite timer 2 block diagram

# 11.3.3 Functional description

### **Timebase counter 1**

The 8-bit value of Counter 1 cannot be read or written by software. After an MCU reset, it starts incrementing from 0 at a frequency of  $f_{OSC}/32$ . An overflow event occurs when the counter rolls over from F9h to 00h. If  $f_{OSC}$  = 8 MHz, then the time period between two counter overflow events is 1 ms. This period can be doubled by setting the TB bit in the LTCSR1 register.

When Counter 1 overflows, the TB1F bit is set by hardware and an interrupt request is generated if the TB1IE bit is set. The TB1F bit is cleared by software reading the LTCSR1 register.

### Input capture

The 8-bit input capture register is used to latch the free-running upcounter (Counter 1) 1 after a rising or falling edge is detected on the LTIC pin. When an input capture occurs, the ICF bit is set and the LTICR1 register contains the MSB of Counter 1. An interrupt is generated if the ICIE bit is set. The ICF bit is cleared by reading the LTICR register.

The LTICR is a read-only register and always contains the data from the last input capture. Input capture is inhibited if the ICF bit is set.

### Timebase counter 2

Counter 2 is an 8-bit autoreload upcounter. It can be read by accessing the LTCNTR register. After an MCU reset, it increments at a frequency of  $f_{\rm OSC}/32$  starting from the value stored in the LTARR register. A counter overflow event occurs when the counter rolls over from FFh to the LTARR reload value. Software can write a new value at anytime in the LTARR register, this value will be automatically loaded in the counter when the next overflow occurs.

When Counter 2 overflows, the TB2F bit in the LTCSR2 register is set by hardware and an interrupt request is generated if the TB2IE bit is set. The TB2F bit is cleared by software reading the LTCSR2 register.




Figure 41. Input capture timing diagram

# 11.3.4 Low power modes

Table 37. Effect of low power modes on Lite timer

Mode	Description
SLOW	No effect on Lite timer (this peripheral is driven directly by f <sub>OSC</sub> /32)
WAIT	No effect on Lite timer
ACTIVE-HALT	No effect on Lite timer
HALT	Lite timer stops counting

# 11.3.5 Interrupts

Table 38. TBxF and ICF interrupt events

Interrupt event	Event flag	Enable Control bit	Exit from WAIT	Exit from ACTIVE- HALT	Exit from HALT
Timebase 1 event	TB1F	TB1IE	Yes	Yes	No
Timebase 2 event	TB2F	TB2IE	Yes	No	No
IC event	ICF	ICIE	Yes	No	No

Note:

The TBxF and ICF interrupt events are connected to separate interrupt vectors (see Interrupts chapter).

They generate an interrupt if the enable bit is set in the LTCSR1 or LTCSR2 register and the interrupt mask in the CC register is reset (RIM instruction).

# 11.3.6 Register description

### Lite timer control/status register 2 (LTCSR2)

Read / Write

Reset Value: 0000 0000 (00h)



- Bits 7:2 = Reserved, must be kept cleared.
- Bit 1 = TB2IE Timebase 2 Interrupt enable

This bit is set and cleared by software.

- 0: Timebase (TB2) interrupt disabled
- 1: Timebase (TB2) interrupt enabled
- Bit 0 = TB2F Timebase 2 Interrupt Flag

This bit is set by hardware and cleared by software reading the LTCSR register. Writing to this bit has no effect.

0: No Counter 2 overflow

57

1: A Counter 2 overflow has occurred.

### Lite timer autoreload register (LTARR)

Read / Write

Reset Value: 0000 0000 (00h)

7							0	
AR7	AR7	AR7	AR7	AR3	AR2	AR1	AR0	

Bits 7:0 = AR[7:0] Counter 2 Reload Value
 These bits register is read/write by software. The LTARR value is automatically loaded into Counter 2 (LTCNTR) when an overflow occurs.

### Lite timer counter 2 (LTCNTR)

Read only

Reset Value: 0000 0000 (00h)

7							0
CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0

Bits 7:0 = CNT[7:0] Counter 2 Reload Value
 This register is read by software. The LTARR value is automatically loaded into Counter 2 (LTCNTR) when an overflow occurs.

# Lite timer control/status register (LTCSR1)

Read / Write

Reset Value: 0x00 0000 (x0h)

7							0	
ICIE	ICF	TB	TB1IE	TB1F	_	_	-	1

- Bit 7 = ICIE Interrupt Enable
  - This bit is set and cleared by software.
  - 0: Input Capture (IC) interrupt disabled
  - 1: Input Capture (IC) interrupt enabled
- Bit 6 = ICF Input Capture Flag

This bit is set by hardware and cleared by software by reading the LTICR register.

Writing to this bit does not change the bit value.

- 0: No input capture
- 1: An input capture has occurred

Note: After an MCU reset, software must initialise the ICF bit by reading the LTICR register

Bit 5 = **TB** Timebase period selection
 This bit is set and cleared by software.

- 0: Timebase period =  $t_{OSC}$  \* 8000 (1 ms @ 8 MHz) 1: Timebase period =  $t_{OSC}$  \* 16000 (2 ms @ 8 MHz)
- Bit 4 = **TB1IE** *Timebase interrupt enable*

This bit is set and cleared by software.

- 0: Timebase (TB1) interrupt disabled
- 1: Timebase (TB1) interrupt enabled
- Bit 3 = TB1F Timebase interrupt flag

This bit is set by hardware and cleared by software reading the LTCSR register. Writing to this bit has no effect.

- 0: No counter overflow
- 1: A counter overflow has occurred
- Bit 2:0 = reserved.

### Lite timer input capture register (LTICR)

Read only

Reset Value: 0000 0000 (00h)


7							0
ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0

Bits 7:0 = ICR[7:0] Input capture value

These bits are read by software and cleared by hardware after a reset. If the ICF bit in the LTCSR is cleared, the value of the 8-bit up-counter will be captured when a rising or falling edge occurs on the LTIC pin.

Table 39. Lite timer register map and reset values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
08	LTCSR2 Reset Value	0	0	0	0	0	0	TB2IE 0	TB2F 0
09	LTARR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
	Reset Value	0	0	0	0	0	0	0	0
0A	LTCNTR	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
	Reset Value	0	0	0	0	0	0	0	0
0B	LTCSR1 Reset Value	ICIE 0	ICF x	TB 0	TB1IE 0	TB1F 0	0	0	0
0C	LTICR	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
	Reset Value	0	0	0	0	0	0	0	0



#### 11.4 Serial peripheral interface (SPI)

#### 11.4.1 Introduction

The serial peripheral interface (SPI) allows full-duplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

#### 11.4.2 Main features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- Six master mode frequencies (f<sub>CPU</sub>/4 max.)
- f<sub>CPU</sub>/2 max. slave mode frequency (see note)
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, Master mode Fault and Overrun flags.

Note: In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

#### 11.4.3 General description

Figure 42 shows the serial peripheral interface (SPI) block diagram. There are 3 registers:

- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through 3 pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a "chip select" to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master device.






Figure 42. Serial peripheral interface block diagram

# **Functional description**

A basic example of interconnections between a single master and a single slave is illustrated in Figure 43: Single master/ single slave application.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 46: Data clock timing diagram) but master and slave must be programmed with the same timing mode.

DocID8349 Rev 7 92/170




Figure 43. Single master/ single slave application

### Slave select management

As an alternative to using the SS pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 45: Hardware/software slave select management).

In software management, the external SS pin is free for other application uses and the internal SS signal level is driven by writing to the SSI bit in the SPICSR register.

### In Master mode:

SS internal must be held high continuously.

### In Slave mode:

There are two cases depending on the data/clock timing relationship (see Figure 44):

- If CPHA=1 (data latched on 2nd clock edge): SS internal must be held low during the entire transmission. This implies that in single slave applications the  $\overline{SS}$  pin either can be tied to  $V_{SS}$ , or made free for standard I/O by managing the SS function by software (SSM= 1 and SSI=0 in the SPICSR register),
- If CPHA=0 (data latched on 1st clock edge): SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Write collision error (WCOL) on page 97).

Figure 44. Generic SS timing diagram MOSI/MISO Byte 3 Byte 1 Master SS Slave SS (if CPHA=0) Slave SS (if CPHA=1)

SSM bit

SSI bit

SS internal

SS external pin

Figure 45. Hardware/software slave select management

### Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

### How to operate the SPI in master mode

To operate the SPI in master mode, perform the following steps in order (if the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not taken into account):

- 1. Write to the SPICR register:
  - Select the clock frequency by configuring the SPR[2:0] bits.
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.
     Figure 46 shows the four possible configurations.

Note: The slave must have the same CPOL and CPHA settings as the master.

- 2. Write to the SPICSR register:
  - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- 3. Write to the SPICR register:
  - Set the MSTR and SPE bits.

Note: MSTR and SPE bits remain set only if  $\overline{SS}$  is high.

If the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.

# Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- 1. The SPIF bit is set by hardware.
- 2. An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register.

57/

94/170 DocID8349 Rev 7

Note:

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

### Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 46: Data clock timing diagram).

Note: The slave must have the same CPOL and CPHA settings as the master.

- Manage the SS pin as described in Slave select management on page 93 and Figure 44: Generic SS timing diagram. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

### Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware.
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set.
- 2. A write or a read to the SPIDR register.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see *Overrun condition (OVR) on page 97*).

### 11.4.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See *Figure 46: Data clock timing diagram*).


Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge.



*Figure 46* shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.



Note:

This figure should not be used as a replacement for parametric information. Refer to the Section 13: Electrical characteristics.

# 11.4.5 Error Flags

# Master mode fault (MODF)

Master mode fault occurs when the master device has its SS pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- 2. The SPE bit is reset. This blocks all output from the Device and disables the SPI peripheral.
- 3. The MSTR bit is reset, thus forcing the Device into slave mode.

Clearing the MODF bit is done through a software sequence:

- A read access to the SPICSR register while the MODF bit is set.
- 2. A write to the SPICR register.

Note:

To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

In a slave device, the MODF bit can not be set, but in a multi master configuration the Device can be in slave mode with the MODF bit set.

The MODF bit indicates that there might have been a multi-master conflict and allows software to handle this using an interrupt routine and either perform to a reset or return to an application default state.

# Overrun condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an overrun occurs:

The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

### Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also *Slave select management on page 93*.

Note:

A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the CPU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs. No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see *Figure 47: Clearing the WCOL bit (write collision flag) software sequence*).






Figure 47. Clearing the WCOL bit (write collision flag) software sequence

1. Writing to the SPIDR register instead of reading it does not reset the WCOL bit

### Single master and multimaster configurations

There are two types of SPI systems:

- Single master system
- 2. Multimaster system.

### Single master system

A typical single master system may be configured, using a device as the master and four devices as slaves (see Figure 48).

The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices.

The SS pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note:

To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

### **Multi-master system**

A multi-master system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multi-master system is principally handled by the MSTR bit in the SPICR register and the MODF bit in the SPICSR register.




Figure 48. Single master / multiple slave configuration

### 11.4.6 Low power modes

Table 40. WAIT and HALT mode description

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI operation resumes when the Device is woken up by an interrupt with "exit from HALT mode" capability. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetching). If several data are received before the wakeup event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the Device.

### Using the SPI to wake up the device from HALT mode

In slave configuration, the SPI is able to wake up the Device from HALT mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

Note:

When waking up from HALT mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring the SPI from HALT mode state to normal state. If the SPI exits from Slave mode, it returns to normal state immediately.

Caution:

The SPI can wake up the Device from HALT mode only if the Slave Select signal (external SS pin or the SSI bit in the SPICSR register) is low when the Device enters HALT mode. So if Slave selection is configured as external (see Slave select management on page 93), make sure the master drives a low level on the SS pin when the slave enters HALT mode.



# 11.4.7 Interrupts

**Table 41. Interrupt events** 

Interrupt Event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
SPI end of transfer event	SPIF		Yes	Yes
Master mode fault event	MODF	SPIE	Yes	No
Overrun error	OVR		Yes	No

Note:

The SPI interrupt events are connected to the same interrupt vector (see Section 8: Interrupts).

They generate an interrupt if the corresponding Enable Control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 11.4.8 Register description

Control register (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

1							U
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0

Bit 7 = SPIE Serial peripheral interrupt enable

This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SPI interrupt is generated whenever an End of Transfer event, Master mode Fault or Overrun error occurs (SPIF=1, MODF=1 or OVR=1 in the SPICSR register).
- Bit 6 = **SPE** Serial Peripheral Output Enable

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}$ =0 (see *Master mode fault (MODF) on page 96*). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

- 0: I/O pins free for general purpose I/O
- 1: SPI I/O pin alternate functions enabled.
- Bit 5 = SPR2 Divider enable

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to *Table 42: SPI master mode SCK frequency*.

- 0: Divider by 2 enabled
- 1: Divider by 2 disabled

Note:

This bit has no effect in slave mode.

• Bit 4 = MSTR Master mode

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}$ =0 (see *Master mode fault (MODF) on page 96*).

0: Slave mode

57/

- 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.
- Bit 3 = **CPOL** Clock polarity

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

- 0: SCK pin has a low level idle state
- 1: SCK pin has a high level idle state

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

• Bit 2 = CPHA Clock Phase

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

Note: The slave must have the same CPOL and CPHA settings as the master.

• Bits 1:0 = **SPR[1:0]** Serial Clock Frequency
These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

Table 42. SPI master mode SCK frequency

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1	0	0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0	0	1
f <sub>CPU</sub> /32	1	1	0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0	1	1

### Control/status register (SPICSR)

Read/Write (some bits are Read Only)

Reset Value: 0000 0000 (00h)

Bit 7 = SPIF Serial peripheral data transfer flag (Read only)
 This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

 Data transfer is in progress or the flag has been cleared.

1: Data transfer between the Device and an external device has been completed.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

• Bit 6 = **WCOL** Write collision status (Read only)

This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see *Figure 47: Clearing the WCOL bit (write collision flag) software sequence*).

0: No write collision occurred

1: A write collision has been detected.

• Bit 5 = **OVR** SPI Overrun error (Read only)

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section: Overrun condition (OVR)). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared by software reading the SPICSR register.

0: No overrun error

1: Overrun error detected

• Bit 4 = **MODF** Mode fault flag (Read only).

This bit is set by hardware when the SS pin is pulled low in master mode (see Section: Master mode fault (MODF)). An SPI interrupt can be generated if SPIE=1 in the SPICR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF=1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

- Bit 3 = Reserved, must be kept cleared.
- Bit 2 = **SOD** SPI output disable

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode).

0: SPI output enabled (if SPE=1)

1: SPI output disabled.

Bit 1 = SSM SS Management.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See *Slave select management on page 93*.

0: Hardware management (SS managed by external pin)

1: Software management (internal  $\overline{SS}$  signal controlled by SSI bit. External  $\overline{SS}$  pin free for general-purpose I/O).

• Bit 0 = **SSI** SS Internal Mode.

This bit is set and cleared by software. It acts as a "chip select" by controlling the level of the SS slave select signal when the SSM bit is set.

0: Slave selected

1: Slave deselected.

# Data I/O register (SPIDR)

Read/Write

Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

Note:

During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Caution:

A write to the SPIDR register places data directly into the shift register for transmission. A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see *Figure 42: Serial peripheral interface block diagram*).

Address Register 7 6 5 4 3 2 1 0 label (Hex.) **SPIDR MSB** LSB 0031h Reset value х х Х Χ **SPIE** SPE SPR2 **MSTR CPOL CPHA** SPR1 SPR0 SPICR 0032h Reset value 0 Х Х Х **SPICSR** SPIF WCOL OVR MODF SOD SSM SSI 0033h Reset value 0 0 0 0 0 0 0 0

Table 43. SPI register map and reset values

# 11.5 10-bit A/D converter (ADC)

### 11.5.1 Introduction

The analog to digital converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 7 multiplexed analog input channels (refer to *Table 2: Device pin description*) that allow the peripheral to convert the analog voltage levels from up to 7 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

### 11.5.2 Main features

- 10-bit conversion
- Up to 7 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 49.

# 11.5.3 Functional description

# **Analog power supply**

 $V_{DDA}$  and  $V_{SSA}$  are the high and low level reference voltage pins. In some devices (refer to device pin out description) they are internally connected to the  $V_{DD}$  and  $V_{SS}$  pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.




Figure 49. ADC block diagram

# Input voltage amplifier

The input voltage can be amplified by a factor of 8 by enabling the AMPSEL bit in the ADCDRL register.

When the amplifier is enabled, the input range is 0 V to V<sub>DD</sub>/8.

104/170 DocID8349 Rev 7

For example, if  $V_{DD}$  = 5 V, then the ADC can convert voltages in the range 0 V to 430 mV with an ideal resolution of 0.6 mV (equivalent to 13-bit resolution with reference to a  $V_{SS}$  to  $V_{DD}$  range).

Note:

For more details, refer to Section 13: Electrical characteristics.

The amplifier is switched on by the ADON bit in the ADCCSR register, so no additional startup time is required when the amplifier is selected by the AMPSEL bit.

### Digital A/D conversion result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{DDA}$  (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in *Section 13:*Electrical characteristics.

R<sub>AIN</sub> is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allowed time.

### A/D Conversion

The analog input ports must be configured as input, no pull-up, no interrupt. Section 10: I/O ports. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register, select the CS[2:0] bits to assign the analog channel to convert.

### **ADC Conversion mode**

- In the ADCCSR register:
  - set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.
- When a conversion is complete:
  - the EOC bit is set by hardware.
  - the result is in the ADCDR registers.

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll EOC bit
- 2. Read ADCDRL
- Read ADCDRH. This clears EOC automatically.

To read only 8 bits, perform the following steps:

- 1. Poll EOC bit
- 2. Read ADCDRH. This clears EOC automatically.



# 11.5.4 Low power modes

Table 44. Low power modes effects

Mode	Description
WAIT	No effect on A/D Converter
HALT	A/D Converter disabled.  After wakeup from HALT mode, the A/D Converter requires a stabilization time t <sub>STAB</sub> (see Electrical Characteristics) before accurate conversions can be performed.

Note:

The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

# 11.5.5 Interrupts

None.

# 11.5.6 Register Description

Control/status register (ADCCSR)

Read/Write (Except Bit 7 read only)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	0	CH3	CH2	CH1	CH0

Bit 7 = EOC End of Conversion

This bit is set by hardware. It is cleared by software reading the ADCDRH register.

- 0: Conversion is not complete
- 1: Conversion complete.
- Bit 6 = **SPEED** ADC clock selection

This bit is set and cleared by software. It is used together with the SLOW bit to configure the ADC clock speed. Refer to the table in the SLOW bit description.

• Bit 5 = **ADON** A/D Converter on

This bit is set and cleared by software.

- 0: A/D converter and amplifier are switched off
- 1: A/D converter and amplifier are switched on.
- Bits 4:3 = Reserved. Must be kept cleared.
- Bits 2:0 = CH[2:0] Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Table 45. Channel selection bits

Channel pin <sup>(1)</sup>	CH2	CH1	СН0
AINO	0	0	0
AIN1	0	0	1
AIN2	0	1	0



Table 45. Channel selection bits (continued)

Channel pin <sup>(1)</sup>	CH2	CH1	СН0
AIN3	0	1	1
AIN4	1	0	0
AIN5	1	0	1
AIN6	1	1	0

<sup>1.</sup> The number of channels is device dependent. Refer to *Table 2: Device pin description*.

# Data register high (ADCDRH)

Read only

Reset value: xxxx xxxx (xxh)

7							0
D9	D8	D7	D6	D5	D4	D3	D2

• Bits 7:0 = **D[9:2]** MSB of analog converted value.

# AMP control/data register low (ADCDRL)

Read/Write

Reset Value: 0000 00xx (0xh)

7							0
0	0	0	AMP CAL	SLOW	AMPSEL	D1	D0

- Bits 7:5 = Reserved. Forced by hardware to 0.
- Bit 4 = **AMPCAL** Amplifier Calibration Bit

This bit is set and cleared by software. User is suggested to use this bit to calibrate the ADC when amplifier is ON. Setting this bit internally connects amplifier input to 0v. Hence, corresponding ADC output can be used in software to eliminate amplifier-offset error.

0: Calibration off

1: Calibration on (The input voltage of the amp is set to 0V).

Note:

It is advised to use this bit to calibrate the ADC when the amplifier is ON. Setting this bit internally connects the amplifier input to 0v. Hence, the corresponding ADC output can be used in software to eliminate an amplifier-offset error.

Bit 3 = SLOW SLOW mode

This bit is set and cleared by software. It is used together with the SPEED bit to configure the ADC clock speed as shown *Table 46*.

This bit is set and cleared by software.

Table 46. ADC clock speed selection

f <sub>ADC</sub>	SLOW	SPEED
f <sub>CPU</sub> /2	0	0
f <sub>CPU</sub>	0	1
f <sub>CPU</sub> /4	1	Х

- Bit 2 = **AMPSEL** Amplifier selection bit
  - 0: Amplifier is not selected
  - 1: Amplifier is selected
- Bits 1:0 = D[1:0] LSB of analog converted value

Note: When AMPSEL=1 it is mandatory that  $f_{ADC}$  be less than or equal to 2 MHz.

57/

108/170 DocID8349 Rev 7

Table 47. ADC register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0034h	ADCCSR	EOC	SPEED	ADON	0	0	CH2	CH1	CH0
	Reset Value	0	0	0	0	0	0	0	0
0035h	ADCDRH	D9	D8	D7	D6	D5	D4	D3	D2
	Reset Value	x	x	x	x	x	x	x	x
0036h	ADCDRL	0	0	0	AMPCAL	SLOW	AMPSEL	D1	D0
	Reset Value	0	0	0	0	0	0	x	x



# 12 Instruction set

# 12.1 ST7 addressing modes

The ST7 Core features 17 different addressing modes which can be classified in seven main groups:

Table 48. Addressing mode groups

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two submodes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP).

The ST7 Assembler optimizes the use of long and short addressing modes.

Table 49. ST7 addressing mode overview

	Mode		Syntax	Destination/ source	Pointer address (Hex.)	Pointer size (Hex.)	Length (bytes)
Inherent	_	_	nop	_	-	_	+ 0
Immediat e	-	-	ld A,#\$55	-	_	_	+ 1
Short	Direct	_	ld A,\$10	00FF	-	_	+ 1
Long	Direct	-	ld A,\$1000	0000FFFF	-	-	+ 2
No offset	Direct	Indexed	ld A,(X)	00FF	_	-	+ 0 (with x register) + 1 (with Y register)
Short	Direct	Indexed	Id A,(\$10,X)	001FE	_	_	+ 1



**Pointer** Destination/ Pointer size Length Mode **Syntax** address source (Hex.) (bytes) (Hex.) 0000..FFFF Long Direct Indexed Id A,(\$1000,X) + 2 Indirect Short Id A,[\$10] 00..FF 00..FF byte + 2 Long Indirect Id A,[\$10.w] 0000..FFFF 00..FF word + 2 ld A,([\$10],X) Short Indirect Indexed 00..1FE 00..FF + 2 byte Long Indirect Indexed 0000..FFFF 00..FF word + 2 A,([\$10.w],X) PC-128/ Relative Direct jrne loop + 1 PC+127<sup>(1)</sup> PC-128/ Relative Indirect jrne [\$10] 00..FF + 2 byte PC+127<sup>(1)</sup> Bit Direct bset \$10,#7 00..FF + 1 Bit Indirect bset [\$10],#7 00..FF + 2 00..FF byte Bit Direct btjt \$10,#7,skip 00..FF Relative + 2 btjt Bit Indirect Relative 00..FF 00..FF byte + 3 [\$10],#7,skip

Table 49. ST7 addressing mode overview

### 12.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 50. Inherent instructions

Instruction	Function
NOP	No Operation
TRAP	S/W Interrupt
WFI	WAIT for Interrupt (low power mode)
HALT	HALT oscillator (lowest power mode)
RET	Sub-routine Return
IRET	Interrupt sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear



<sup>1.</sup> At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

rable out miles actions (continued)			
Instruction	Function		
PUSH/POP	Push/Pop to/from the stack		
INC/DEC	Increment/Decrement		
TNZ	Test Negative or Zero		
CPL, NEG	1 or 2 Complement		
MUL	Byte Multiplication		
SLL, SRL, SRA, RLC, RRC	Shift and Rotate operations		

Swap nibbles

Table 50. Inherent instructions (continued)

#### 12.1.2 Immediate

**SWAP** 

Immediate instructions have two bytes: The first byte contains the opcode and the second byte contains the operand value.

Instruction	Function			
LD	Load			
СР	Compare			
ВСР	Bit Compare			
AND, OR, XOR	Logical operations			
ADC, ADD, SUB, SBC	Arithmetic operations			

Table 51. Immediate instructions

### 12.1.3 Direct

In Direct instructions, the operands are referenced by their memory address. The direct addressing mode consists of two submodes:

- Direct (short)
   The address is a byte, thus requiring only one byte after the opcode, but only allows 00 - FF addressing space.
- Direct (long)
   The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

# 12.1.4 Indexed (no offset, short, long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indexed addressing mode consists of three submodes:

Indexed (no offset)

There is no offset, (no extra byte after the opcode), and it allows 00 - FF addressing space.

Indexed (short)

The offset is a byte, thus requiring only one byte after the opcode and allows 00 - 1FE addressing space.

Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

## 12.1.5 Indirect (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

## 12.1.6 Indirect indexed (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two submodes:

Indirect indexed (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect indexed (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 52. Long and short instructions supporting direct, indexed, indirect and indirect indexed addressing modes

Long and short instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Subtractions operations
ВСР	Bit Compare



Table 53. Short instructions supporting direct, indexed, indirect and indirect indexed addressing modes

Short instructions only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit Test and Jump operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate operations
SWAP	Swap nibbles
CALL, JP	Call or Jump sub-routine

# 12.1.7 Relative mode (direct, indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Table 54. Relative direct and indirect instructions and functions

Available relative direct/indirect instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two submodes:

- Relative (direct)
   The offset follows the opcode.
- Relative (indirect)
   The offset is defined in the memory, the address of which follows the opcode.

# 12.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in *Table 55*:

Table 55. Instruction groups

Group				Instruc	tions			
Load and Transfer	LD	CLR	_	_	_	_	_	-
Stack operation	PUSH	POP	RSP	_	1	_	_	-
Increment/Decrement	INC	DEC	_	_	_	_	_	_
Compare and Tests	СР	TNZ	ВСР	-	_	_	-	_
Logical operations	AND	OR	XOR	CPL	NEG	-	_	_



Group Instructions Bit operation **BSET BRES** \_ Conditional Bit Test and Branch **BTJT BTJF** ADC ADD Arithmetic operations **SUB** SBC MUL Shift and Rotates SLL SRL SRA **RLC RRC SWAP** SLA Unconditional Jump or Call **JRA JRT JRF** JP CALL NOP **CALLR RET** Conditional Branch **JRxx** Interruption management **TRAP** WFI HALT **IRET** Condition Code Flag modification SIM RIM SCF **RCF** 

Table 55. Instruction groups (continued)

### Using a prebyte

The instructions are described with 1 to 4 bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2: End of previous instruction
- PC-1: Prebyte
- PC: Opcode
- PC+1: Additional word (0 to 2) according to the number of bytes required to compute the effective address.

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented.

They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

- PDY 90: Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.
- PIX 92: Replace an instruction using direct, direct bit or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.
   It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.
- PIY 91: Replace an instruction using X indirect indexed addressing mode by a Y one.

# 12.2.1 Illegal opcode reset

In order to provide enhanced robustness to the device against unexpected behavior, a system of illegal opcode detection is implemented. If a code to be executed does not correspond to any opcode or prebyte value, a reset is generated. This, combined with the Watchdog, allows the detection and recovery from an unexpected fault or interference.

A valid prebyte associated with a valid opcode forming an unauthorized combination does not generate a reset.



Note:

	Ta		_	_		_		_	_
Mnemo	Description	Function/example	Dst	Src	Н	I	N	Z	С
ADC	Add with Carry	A = A + M + C	Α	М	Н	-	N	Z	С
ADD	Addition	A = A + M	Α	М	Н	_	N	Z	С
AND	Logical And	A = A . M	Α	М	_	_	N	Z	_
BCP	Bit compare A, memory	tst (A . M)	Α	М	_	_	N	Z	_
BRES	Bit reset	bres Byte, #3	М	_	_	-	_	-	_
BSET	Bit set	bset Byte, #3	М	_	_	-	_	-	_
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М	_	_	-	-	-	С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М	-	_	-	_	-	С
CALL	Call sub-routine	-	_	-	_	-	_	-	_
CALLR	Call sub-routine relative	-	_	_	_	_	_	_	_
CLR	Clear	-	reg, M	_	_	-	0	1	-
СР	Arithmetic Compare	-	reg	М	_	_	N	Z	С
CPL	One Complement	A = FFH-A	reg, M	_	_	-	N	Z	1
DEC	Decrement	dec Y	reg, M	_	_	-	N	Z	-
HALT	HALT	-	_	_	_	0	_	-	-
IRET	Interrupt routine return	Pop CC, A, X, PC	_	_	Н	I	N	Z	С
INC	Increment	inc X	reg, M	_	_	-	N	Z	-
JP	Absolute Jump	jp [TBL.w]	_	_	_	-	_	-	_
JRA	Jump relative always	-	_	_	_	-	_	-	-
JRT	Jump relative	-	_	_	_	-	-	-	-
JRF	Never jump	jrf *	_	_	_	-	_	-	-
JRIH	Jump if ext. interrupt = 1	_	_	_	_	-	-	-	-
JRIL	Jump if ext. interrupt = 0	-	_	_	_	-	-	-	-
JRH	Jump if H = 1	H = 1 ?	_	_	_	_	_	_	_
JRNH	Jump if H = 0	H = 0 ?	_	_	_	-	_	-	-
JRM	Jump if I1:0 = 11	I = 1 ?	_	_	_	-	-	-	-
JRNM	Jump if I1:0 <> 11	I = 0 ?	_	_	_	_	_	-	-
JRMI	Jump if N = 1 (minus)	N = 1 ?	_	_	_	_	_	_	_
JRPL	Jump if N = 0 (plus)	N = 0 ?	_	_	_	_	_	_	_
JREQ	Jump if Z = 1 (equal)	Z = 1 ?	_	_	_	_	_	_	_
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?	_	_	_	_	_	_	_
JRC	Jump if C = 1	C = 1 ?	_	_	_	-	_	-	_
JRNC	Jump if C = 0	C = 0 ?	_	_	_	_	_	_	_
JRULT	Jump if C = 1	Unsigned <	_	_	_	_	_	_	_
JRUGE	Jump if C = 0	Jmp if unsigned >=	_	_	_	<b> </b>		1	

н	_	N	Z	С
Н	-	N	Z	С
Н	-	N	Z Z	С
_	-	N	Z	_
_	1	N	Z	-
_	-	-	_	_
_	-	-	-	-
_	_	-	_	С
_	-	-	-	С
_	-	-	-	-
_	1	-	-	-
_	-	0	1	_
_	_	N	Z	С
_	_	N	Z	1
_	_	N	Z Z Z	_
_	0	_	_	_
Н	I	N	Z	С
_	_	N	Z Z	_
_	_	_	_	-
-	-	-	-	-
-	_	_ _	-	-
-	-	-	- - -	-
-		- - -	- - -	-
-		- - -	- - -	
-	1 1	- - - -	- - - -	-
		- - - -	- - - - -	
		- - - - -	- - - - -	
		- - - - - -	- - - - - -	
_	_			_
_	_	_	-	_
_ 	-	_ 	_ _	_ 
-	-	-	-	-
_ _ _	-	- - - -	- - - -	-
- - -		-	-	-
-		- - - -	- - - -	-

Table 56. Instruction set overview (continued)

Mnemo	Description	Function/example	Dst	Src
JRUGT	Jump if $(C + Z = 0)$	Unsigned >	_	-
JRULE	Jump if (C + Z = 1)	Unsigned <=	_	_
LD	Load	dst <= src	reg, M	M, reg
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A
NEG	Negate (2's compl)	neg \$10	reg, M	_
NOP	No Operation	-	_	_
OR	OR operation	A = A + M	Α	М
POP	Pop from the Stack	pop reg pop CC	reg CC	M M
PUSH	Push onto the Stack	push Y	М	reg, CC
RCF	Reset carry flag	C = 0	_	_
RET	Subroutine return	-	_	_
RIM	Enable Interrupts	I = 0	_	_
RLC	Rotate Left true C	C <= Dst <= C	reg, M	_
RRC	Rotate Right true C	C => Dst => C	reg, M	_
RSP	Reset Stack Pointer	S = Max allowed	_	_
SBC	Subtract with Carry	A = A - M - C	Α	М
SCF	Set carry flag	C = 1	-	-
SIM	Disable Interrupts	I = 1	_	_
SLA	Shift Left Arithmetic	C <= Dst <= 0	reg, M	-
SLL	Shift Left Logic	C <= Dst <= 0	reg, M	-
SRL	Shift Right Logic	0 => Dst => C	reg, M	-
SRA	Shift Right Arithmetic	Dst7 => Dst => C	reg, M	-
SUB	Subtraction	A = A - M	Α	М
SWAP	SWAP nibbles	Dst[74] <=> Dst[30]	reg, M	-
TNZ	Test for Neg and Zero	tnz Ibl1	-	_
TRAP	S/W TRAP	S/W interrupt	-	-
WFI	WAIT for Interrupt	_	_	_
XOR	Exclusive OR	A = A XOR M	А	М

Н	I	N	Z	С
_	1	-	_	_
_	1	-	_ Z	-
_	_	N	Z	-
0	_	- N	_	0
_	1	Ν	Z	С
_	_	_	_	_
_	_	N	_ Z _ Z	-
_	_	_	_	_ C
Н	-	Ν	_ Z	С
_	_	_	_	-
_	_	_	_	0
_	_	_	_	-
_	0	_	_	_ C
_	-	N	Z	С
_	1	Ν	Z	C - C
_	_	_ N	_	_
_	1	N	Z Z - Z	С
-	1	1	_	1
_	1	-	_ Z	_ C
_	_	N		С
-	1	N	Z	С
_	1	0 N	Z	C C
-	1	Ν	Z	С
-	1	N N	Z	С
_	_	N	Z Z Z Z	_
_		N	Z	_
_	1	_	_	_
_	0	1	_	_
_	-	N	Z	_



# 13 Electrical characteristics

## 13.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 13.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A=25^{\circ}C$  and  $T_A=T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

# 13.1.2 Typical values


Unless otherwise specified, typical data are based on  $T_A=25~^{\circ}C$ ,  $V_{DD}=5~V$  (for the  $4.5V \le V_{DD} \le 5.5~V$  voltage range) and  $V_{DD}=3.3~V$  (for the  $3~V \le V_{DD} \le 4~V$  voltage range). They are given only as design guidelines and are not tested.

# 13.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 13.1.4 Loading capacitor


The loading conditions used for pin parameter measurement are shown in *Figure 50*.



13.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 51*.

Figure 51. Pin input voltage



# 13.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 57. Voltage characteristics

Symbol	Ratings	Maximum value	Unit
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	7.0	V
V <sub>IN</sub>	Input voltage on any pin <sup>(1)</sup>	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3	V
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (Human Body Model)	see Section 13.7.3: Absolute maximum ratings (Electrical sensitivity)	V

Directly connecting the I/O pins to V<sub>DD</sub> or V<sub>SS</sub> could damage the device if an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 10 kΩ for I/Os). Unused I/O pins must be tied in the same way to V<sub>DD</sub> or V<sub>SS</sub> according to their reset configuration.

**Table 58. Current characteristics** 

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) <sup>(1)</sup>	100	
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines (sink) (1)	100	
	Output current sunk by any standard I/O and control pin	25	
I <sub>IO</sub>	Output current sunk by any high sink I/O pin	50	
	Output current source by any I/Os and control pin	- 25	mA
	Injected current on RESET pin	± 5	IIIA
I <sub>INJ(PIN)</sub> (2) & (3)	Injected current on OSC1 and OSC2 pins	± 5	
'INJ(PIN) ` ´ ` `	Injected current on PB0 and PB1 pins (4)	+5	
	Injected current on any other pin <sup>(5)</sup>	± 5	
ΣΙ <sub>ΙΝJ(PIN)</sub> <sup>(1)</sup>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 20	



according to their reset configuration.  $I_{INJ/PIN}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ/PIN}$  value. A positive injection is induced by  $V_{IN}$ > $V_{DD}$  while a negative injection is induced by  $V_{IN}$ <0. For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.

- 1. All power (V<sub>DD</sub>) and ground (V<sub>SS</sub>) lines must always be connected to the external supply.
- I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected.
- 3. Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:
  - Analog input pins must have a negative injection less than 0.8 mA (assuming that the impedance of the analog voltage is lower than the specified limits)
  - Pure digital pins must have a negative injection less than 1.6mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.
- 4. No negative current injection allowed on PB0 and PB1 pins.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

#### Table 59. Thermal characteristics

Symbol	Ratings	Value	
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature <sup>(1)</sup>	_	-

1. (see Table 90: Thermal characteristics)



# 13.3 Operating conditions


# 13.3.1 General operating conditions

 $T_A$  = -40 to +85 °C unless otherwise specified.

Table 60. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V	Supply voltage	f <sub>CPU</sub> = 4 MHz. max.	2.4	5.5	V
V <sub>DD</sub>	Supply voltage	f <sub>CPU</sub> = 8 MHz. max.	3.3	5.5	V
f	CPU clock frequency	3.3 V≤V <sub>DD</sub> ≤5.5 V	up to 8		MHz
† <sub>CPU</sub>	CFO Glock frequency	2.4 V≤V <sub>DD</sub> <3.3 V	up to 4		IVII IZ

Figure 52.  $f_{CPU}$  maximum operating frequency versus  $V_{\tiny DD}$  supply voltage



# 13.3.2 Operating conditions with low voltage detector (LVD)

 $T_A = -40$  to 85°C, unless otherwise specified

Table 61. Power on/power down operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IT+(LVD)</sub>	Reset release threshold (V <sub>DD</sub> rise)	High Threshold Med. Threshold Low Threshold	4.00 <sup>(1)</sup> 3.40 <sup>(1)</sup> 2.65 <sup>(1)</sup>	4.25 3.60 2.90	4.50 3.80 3.15	>
V <sub>IT-(LVD)</sub>	Reset generation threshold (V <sub>DD</sub> fall)	High Threshold Med. Threshold Low Threshold	3.80 3.20 2.40	4.05 3.40 2.70	4.30 <sup>(1)</sup> 3.65 <sup>(1)</sup> 2.90 <sup>(1)</sup>	V
V <sub>hys</sub>	LVD voltage threshold hysteresis	V <sub>IT+(LVD)</sub> -V <sub>IT-(LVD)</sub>	-	200	-	mV
Vt <sub>POR</sub>	V <sub>DD</sub> rise time rate <sup>(2)</sup>	_	20		20000	μs/V
t <sub>g(VDD)</sub>	Filtered glitch delay on V <sub>DD</sub>	Not detected by the LVD	_	ı	150	ns
I <sub>DD(LVD</sub> )	LVD/AVD current consumption	_	_	220	_	μΑ



- 1. Not tested in production.
- 2. Not tested in production. The V<sub>DD</sub> rise time rate condition is needed to insure a correct device power-on and LVD reset. When the V<sub>DD</sub> slope is outside these values, the LVD may not ensure a proper reset of the MCU.
  Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull V<sub>DD</sub> down to 0 V to ensure optimum restart conditions. Refer to circuit example in Figure 84: RESET pin protection when LVD is enabled

DocID8349 Rev 7 122/170

# 13.3.3 Auxiliary voltage detector (AVD) thresholds

 $T_A = -40$  to  $85^{\circ}$ C, unless otherwise specified.

Table 62. AVD thresholds

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IT+(AVD)</sub>	1=>0 AVDF flag toggle threshold (V <sub>DD</sub> rise)	High Threshold Med. Threshold Low Threshold	4.40 <sup>(1)</sup> 3.90 <sup>(1)</sup> 3.20 <sup>(1)</sup>	4.70 4.10 3.40	5.00 4.30 3.60	>
V <sub>IT-(AVD)</sub>	0=>1 AVDF flag toggle threshold (V <sub>DD</sub> fall)	High Threshold Med. Threshold Low Threshold	4.30 3.70 2.90	4.60 3.90 3.20	4.90 <sup>(1)</sup> 4.10 <sup>(1)</sup> 3.40 <sup>(1)</sup>	V
V <sub>hys</sub>	AVD voltage threshold hysteresis	V <sub>IT+(AVD)</sub> -V <sub>IT-(AVD)</sub>	_	150	_	mV
$\Delta V_{\text{IT-}}$	Voltage drop between AVD flag set and LVD reset activation	V <sub>DD</sub> fall		0.45		V

<sup>1.</sup> Not tested in production.

# 13.3.4 Internal RC oscillator and PLL

The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by option byte).

Table 63. Internal RC oscillator and PLL

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD(RC)</sub>	Internal RC Oscillator operating voltage	2.4	_	5.5	
V <sub>DD(x4PLL)</sub>	x4 PLL operating voltage	2.4	-	3.3	V
V <sub>DD(x8PLL)</sub>	x8 PLL operating voltage	3.3	1	5.5	
<sup>t</sup> STARTUP	PLL Startup time	-	60	_	PLL input clock (f <sub>PLL</sub> ) cycles

The RC oscillator and PLL characteristics are temperature-dependent and are grouped in four tables.

Table 64. RC oscillator and PLL characteristics (tested for  $T_A$  = -40 to +85°C) @  $V_{DD}$  = 4.5 to 5.5 V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>RC</sub> <sup>(1)</sup>	Internal RC oscillator frequency (1)	RCCR = FF (reset value), T <sub>A</sub> =25 °C, V <sub>DD</sub> =5 V	_	760	_	kHz
	illequency ( )	RCCR = RCCR0 <sup>(2)</sup> , T <sub>A</sub> =25 °C, V <sub>DD</sub> =5 V	_	1000	_	
	Accuracy of Internal RC	T <sub>A</sub> =25° C, V <sub>DD</sub> =4.5 to 5.5 V	-1	_	+1	%
ACC <sub>RC</sub>	oscillator with	T <sub>A</sub> =-40 to +85 °C, V <sub>DD</sub> =5 V	-5	_	+2	%
	RCCR=RCCR0 <sup>(2)</sup>	T <sub>A</sub> =0 to +85° C, V <sub>DD</sub> =4.5 to 5.5 V	-2 <sup>(3)</sup>	_	+2 <sup>(3)</sup>	%
I <sub>DD(RC)</sub>	RC oscillator current consumption	T <sub>A</sub> =25° C, V <sub>DD</sub> =5 V	-	970 <sup>(3)</sup>	-	μА
t <sub>su(RC)</sub>	RC oscillator setup time	T <sub>A</sub> =25° C, V <sub>DD</sub> =5 V	_	_	10 <sup>(2)</sup>	μs
f <sub>PLL</sub>	x8 PLL input clock	-	-	1 <sup>(3)</sup>	_	MHz
t <sub>LOCK</sub>	PLL Lock time <sup>(4)</sup>	-	_	2	_	ms
t <sub>STAB</sub>	PLL Stabilization time <sup>(4)</sup>	-	-	4	_	ms
ACC	v <sup>Q</sup> DLL Acquirect	f <sub>RC</sub> = 1 MHz@T <sub>A</sub> =25° C, V <sub>DD</sub> =4.5 to 5.5 V	_	0.1 <sup>(5)</sup>	_	%
ACC <sub>PLL</sub>	x8 PLL Accuracy	f <sub>RC</sub> = 1 MHz@T <sub>A</sub> =-40 to +85° C, V <sub>DD</sub> =5 V	_	0.1 <sup>(5)</sup>	_	%
t <sub>w(JIT)</sub>	PLL jitter period	f <sub>RC</sub> = 1 MHz	_	125 <sup>(6)</sup>	_	μs
JIT <sub>PLL</sub>	PLL jitter (∆f <sub>CPU</sub> /f <sub>CPU</sub> )	-	-	1 <sup>(6)</sup>	_	%
I <sub>DD(PLL)</sub>	PLL current consumption	T <sub>A</sub> =25° C	_	600 <sup>(3)</sup>	_	μΑ

If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a
decoupling capacitor, typically 100nF, between the V<sub>DD</sub> and V<sub>SS</sub> pins as close as possible to the ST7 device.

- 5. Averaged over a 4ms period. After the LOCKED bit is set, a period of  $t_{STAB}$  is required to reach ACC<sub>PLL</sub> accuracy.
- 6. Guaranteed by design.



<sup>2.</sup> See Section 7.1: Internal RC oscillator adjustment.

<sup>3.</sup> Data based on characterization results, not tested in production.

After the LOCKED bit is set ACC<sub>PLL</sub> is max. 10% until t<sub>STAB</sub> has elapsed. See Figure 12: PLL output frequency timing diagram.

# RC oscillator and PLL characteristics (tested for TA = -40 to +85°C) @ VDD = 2.7 to 3.3V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>RC</sub> <sup>(1)</sup>	Internal RC oscillator frequency <sup>(1)</sup>	RCCR = FF (reset value), $T_A=25$ °C, $V_{DD}=3.0V$	-	560	-	kHz
	irequency.	RCCR=RCCR1 <sup>(3)</sup> ,T <sub>A</sub> =25°C, V <sub>DD</sub> = 3 V	_	700	_	
	Accuracy of Internal RC	T <sub>A</sub> =25°C,V <sub>DD</sub> =3V	-2	_	+2	%
$ACC_{RC}$	oscillator when calibrated	T <sub>A</sub> =25°C,V <sub>DD</sub> =2.7 t 3.3V	-25	_	+25	%
	with RCCR=RCCR1 <sup>(2)(3)</sup>	T <sub>A</sub> =-40 to +85°C,V <sub>DD</sub> =3V	-15	_	15	%
I <sub>DD(RC)</sub>	RC oscillator current consumption	T <sub>A</sub> =25°C,V <sub>DD</sub> =3V	-	700 <sup>(2)</sup>	_	μА
t <sub>su(RC)</sub>	RC oscillator setup time	T <sub>A</sub> =25°C,V <sub>DD</sub> =3V	_	-	10 <sup>(3)</sup>	μs
f <sub>PLL</sub>	x4 PLL input clock	-	_	0.7 <sup>(2)</sup>	_	MHz
t <sub>LOCK</sub>	PLL Lock time <sup>(4)</sup>	-	_	2	_	ms
t <sub>STAB</sub>	PLL Stabilization time <sup>(4)</sup>	-	_	4	_	ms
ACC	v4 DLL Acquirect	f <sub>RC</sub> = 1MHz@T <sub>A</sub> =25°C,V <sub>DD</sub> =2.7 to 3.3V	_	0.1 <sup>(5)</sup>	_	%
ACC <sub>PLL</sub>	x4 PLL Accuracy	$f_{RC} = 1MHz@T_A=40 \text{ to } +85^{\circ}C, V_{DD}=3V$	_	0.1 <sup>(5)</sup>	_	%
$t_{w(JIT)}$	PLL jitter period	f <sub>RC</sub> = 1MHz	_	125 <sup>(6)</sup>	_	μs
JIT <sub>PLL</sub>	PLL jitter (∆f <sub>CPU</sub> /f <sub>CPU</sub> )	-	-	1 <sup>(6)</sup>	_	%
I <sub>DD(PLL)</sub>	PLL current consumption	T <sub>A</sub> =25°C	_	190 <sup>(2)</sup>	_	μΑ

- If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a
  decoupling capacitor, typically 100nF, between the V<sub>DD</sub> and V<sub>SS</sub> pins as close as possible to the ST7 device.
- 2. Data based on characterization results, not tested in production.
- 3. See Section 7.1: Internal RC oscillator adjustment.
- After the LOCKED bit is set ACC<sub>PLL</sub> is max. 10% until t<sub>STAB</sub> has elapsed. See Figure 12: PLL output frequency timing diagram.
- $5. \quad \text{Averaged over a 4ms period. After the LOCKED bit is set, a period of } t_{\text{STAB}} \text{ is required to reach ACC}_{\text{PLL}} \text{ accuracy.} \\$
- 6. Guaranteed by design.

Figure 53. RC Osc Freq vs V<sub>DD</sub> @ T<sub>A</sub>= 25°C (calibrated with RCCR1: 3V @ 25°C)




Figure 54. RC Osc Freq vs V<sub>DD</sub> (calibrated with RCCR0: 5V@ 25°C)




Figure 55. Typical RC oscillator Accuracy vs temperature @  $V_{DD}$ =5V (calibrated with RCCR0: 5V @ 25°C)




Figure 56. RC Osc Freq vs  $V_{DD}$  and RCCR Value





Figure 57. PLL  $\Delta f_{CPU}/f_{CPU}$  versus time








Figure 58. PLLx4 Output vs CLKIN frequency

1.  $f_{OSC} = f_{CLKIN}/2*PLL4$ 





1.  $f_{OSC} = f_{CLKIN}/2*PLL8$ 

Table 65. 32 MHz PLL

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Voltage (1)	4.5	5	5.5	V
f <sub>PLL32</sub>	Frequency <sup>(1)</sup>	-	32	-	MHz
f <sub>INPUT</sub>	Input Frequency	7	8	9	MHz

1. 32 MHz is guaranteed within this voltage range.

Note:  $T_A = -40$  to 85°C, unless otherwise specified.

# 13.4 Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).



20

30

**Symbol Parameter Conditions** Max Unit Тур External Clock, f<sub>CPU</sub> = 1MHz<sup>(1)</sup> Internal RC, f<sub>CPU</sub>=1MHz 2.2 Supply current in Run mode f<sub>CPU</sub>=8MHz<sup>(1)</sup> 7.5 12 External Clock, f<sub>CPU</sub>=1MHz<sup>(2)</sup> 8.0 mA Supply current in WAIT mode Internal RC, f<sub>CPU</sub>=1MHz 1.8  $f_{CPU} = 8MHz^{(2)}$ 3.7 6  $I_{DD}$ Supply current in SLOW mode  $f_{CPLI} = 250 \text{kHz}^{(3)}$ 1.6 2.5  $f_{CPU} = 250 \text{kHz}^{(4)}$ Supply current in SLOW-wait mode 1.6 2.5 -40°C₫<sub>Δ</sub><del>4</del>85°C 1 10 Supply current in HALT mode<sup>(5)</sup>  $T_A = +125^{\circ}C$ 15 50 μΑ Supply current in AWUF mode<sup>(6)</sup>  $T_A = +25^{\circ}C$ 

Table 66. Supply current

- CPU running with memory access, all I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- SLOW mode selected with  $f_{CPU}$  based on  $f_{OSC}$  divided by 32. All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- SLOW-WAIT mode selected with  $f_{CPU}$  based on  $f_{OSC}$  divided by 32. All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- All I/O pins in output mode with a static value at  $V_{SS}$  (no load), LVD disabled. Data based on characterization results, tested in production at  $V_{DD}$  max and fCPU max.
- 6. All I/O pins in input mode with a static value at VDD or VSS (no load). Data tested in production at VDD max. and  $f_{\text{CPU}}$ This consumption refers to the Halt period only and not the associated run period which is software dependent.

Note:  $TA = -40 \text{ to } +85^{\circ}\text{C}$  unless otherwise specified,  $V_{DD} = 5.5 \text{V}$ .




Figure 61. Typical I<sub>DD</sub> in SLOW vs. f<sub>CPU</sub>




Figure 62. Typical  $I_{\rm DD}$  in WAIT vs.  $f_{\rm CPU}$ 




Figure 63. Typical  $I_{DD}$  in SLOW-WAIT vs.  $f_{CPU}$ 





Figure 64. Typical  $I_{DD}$  in AWUF mode at  $T_A$  = 25°C






Figure 65. Typical  $I_{DD}$  vs. temperature at  $V_{DD}$  = 5V and  $f_{CPU}$  = 8MHz

Table 67. On-chip peripherals

Symbol	Parameter	Con	Тур	Unit	
1	12-bit Auto-Reload Timer supply current <sup>(1)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	300	
IDD(AT)	12-bit Auto-Reload Timer Supply Current	f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	1000	
	SPI supply current <sup>(2)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	50	μA
I <sub>DD</sub> (SPI)	SPI supply current	f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	300	μΑ
1	ADC supply current when converting <sup>(3)</sup>	f <sub>ADC</sub> =4MHz	V <sub>DD</sub> =3.0V	250	
I <sub>DD(ADC)</sub> ADC supply current when converting <sup>(3)</sup>	ADC-4MINZ	V <sub>DD</sub> =5.0V	1100		

<sup>1.</sup> Data based on a differential  $I_{DD}$  measurement between reset configuration (timer stopped) and a timer running in PWM mode at  $f_{cpu}$ = 8MHz.

# 13.5 Clock and timing characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$ .

Table 68. General timings

Symbol	Parameter <sup>(1)</sup>	Conditions	Min	Typ <sup>(2)</sup>	Max	Unit
t	Instruction cycle time	f <sub>CPU</sub> =8MHz	2	3	12	t <sub>CPU</sub>
<sup>t</sup> c(INST)	instruction cycle time		250	375	1500	ns
+	Interrupt reaction time <sup>(3)</sup>	f <sub>CPU</sub> =8MHz	10	1	22	t <sub>CPU</sub>
ι <sub>ν(IT)</sub>	$t_{v(IT)} = \Delta t_{c(INST)} + 10$		1.25	ı	2.75	μs

<sup>1.</sup> Guaranteed by design. Not tested in production.



<sup>2.</sup> Data based on a differential  $I_{\rm DD}$  measurement between reset configuration and a permanent SPI master communication (data sent equal to 55h).

Data based on a differential I<sub>DD</sub> measurement between reset configuration and continuous A/D conversions with amplifier off.

<sup>2.</sup> Data based on typical application software.

Time measured between interrupt event and interrupt vector fetch. Dt<sub>c(INST)</sub> is the number of t<sub>CPU</sub> cycles needed to finish the current instruction execution.

Table 69. Auto Wakeup from Halt Oscillator (AWU)

Symbol	Parameter <sup>(1)</sup>	Conditions	Min	Тур	Max	Unit
f <sub>AWU</sub>	AWU Oscillator Frequency	_	50	125	250	kHz
t <sub>RCSRT</sub>	AWU Oscillator startup time	_	-	_	50	μs

<sup>1.</sup> Guaranteed by design.

# 13.5.1 Crystal and ceramic resonator oscillators

The ST7 internal clock can be supplied with eight different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).



Table 70. Resolutor characteristics									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>CrOSC</sub>	Crystal Oscillator Frequency <sup>(1)</sup>	-	2	_	16	MHz			
C <sub>L1</sub>	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator (Rs)	-	See Table 72: Resonator performances			pF			

Table 70. Resonator characteristics

Table 71: Resonator performances

Supplier	f <sub>CrOSC</sub>	f <sub>crosc</sub> Typical ceramic resonators <sup>(1)</sup>		CL1 <sup>(2)</sup>		Rd	Supply voltage	Temperature	
Supplier	[MHz]	<b>Type</b> (3)	Reference	[pF]	[pF]	[Ω]	range [V]	range [°C]	
	2	SMD	CSTCC2M00G56-R0	(47)	(47)	0			
	4	SMD	CSTCR4M00G53-R0	(15)	(15)	0	2.4V to 5.5V	-40 to 85	
	4	LEAD	CSTLS4M00G53-B0	(15)	(15)	0			
Murata	8	SMD	CSTCE8M00G52-R0	(10)	(10)	0			
Mu	0	LEAD	CSTLS8M00G53-B0	(15)	(15)	0	-	-40 10 65	
		SMD	CSTCE16M0V51-R0	(5)	(5)	0	3.3V to 5.5V		
	16	LEAD	CSTLS16M0X53-B0	(15)	(15)	0	4.5V to 5.5V		
		LEAD	CSALS16M0X55-B0	7	7	1.5k	3.8V to 5.5V		

<sup>1.</sup> Resonator characteristics given by the ceramic resonator manufacturer. For more information on these resonators, please consult www.murata.com

When PLL is used, please refer to the Section 13.3.4: Internal RC oscillator and PLL and Section 7: Supply, reset and clock management (f<sub>CrOSC</sub> min. is 8 Mhz with PLL).

<sup>2. ()</sup> means load capacitor built in resonator.

<sup>3.</sup> SMD = -R0: Plastic tape package ( $\varnothing$ =180mm). LEAD = -B0: Bulk

Supplier	f <sub>CrOSC</sub>	Typical ceramic resonators <sup>(1)</sup>		CL1 <sup>(2)</sup>		Rd	Supply voltage	Temperature	
Supplier	[MHz]	Type <sup>(3)</sup>	Reference	[pF] [pF] $[\Omega]$ range [V]		<u> </u>	range [°C]		
	2	SMD	CSTCC2M00G56-R0	(47)	(47)	0			
	4	SMD	CSTCR4M00G53-R0	(15)	(15)	0	2.4V to 5.5V	-40 to 85	
	4	LEAD	CSTLS4M00G53-B0	(15)	(15)	0			
Murata	8	SMD	CSTCE8M00G52-R0	(10)	(10)	0			
Mu	0	LEAD	CSTLS8M00G53-B0	(15)	(15)	0		-40 10 03	
		SMD	CSTCE16M0V51-R0	(5)	(5)	0	3.3V to 5.5V		
	16	LEAD	CSTLS16M0X53-B0	(15)	(15)	0	4.5V to 5.5V		
		LEAD	CSALS16M0X55-B0	7	7	1.5k	3.8V to 5.5V		

Table 72. Resonator performances

- 1. Resonator characteristics given by the ceramic resonator manufacturer. For more information on these resonators, please consult www.murata.com
- 2. () means load capacitor built in resonator.
- SMD = -R0: Plastic tape package (Ø=180mm). LEAD = -B0: Bulk




Figure 66. Typical application with a crystal or ceramic resonator

# 13.6 Memory characteristics

 $T_A = -40$ °C to 85°C, unless otherwise specified.

Table 73. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{RM}$	Data retention mode <sup>(1)</sup>	HALT mode (or RESET)	1.6	_	_	V

Minimum V<sub>DD</sub> supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Guaranteed by construction, not tested in production.

Table 74. Flash program memory

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Ī	$V_{DD}$	Operating voltage for Flash write/erase	-	2.4	_	5.5	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+	Programming time for 1~32 bytes <sup>(1)</sup>	T <sub>A</sub> =-40 to +85°C	_	5	10	ms
t <sub>prog</sub>	Programming time for 1.5 kBytes	T <sub>A</sub> =+25°C		0.24	0.48	s
t <sub>RET</sub>	Data retention <sup>(2)</sup>	T <sub>A</sub> =+55°C <sup>(3)</sup>	20	_	_	years
N <sub>RW</sub>	Write erase cycles	T <sub>A</sub> =+25°C	10K <sup>(4)</sup>	_	_	cycles
	Supply current	Read / Write / Erase modes f <sub>CPU</sub> = 8MHz, V <sub>DD</sub> = 5.5V	_	-	2.6 <sup>(5)</sup>	mA
I <sub>DD</sub>		No Read/No Write mode	_	_	100	μΑ
		Power down mode / HALT	_	0	0.1	μΑ

Table 74. Flash program memory

- 1. Up to 32 bytes can be programmed at a time.
- 2. Data based on reliability test results and monitored in production.
- 3. The data retention time increases when the  $T_{\mbox{\scriptsize A}}$  decreases.
- 4. Design target value pending full product characterization.
- 5. Guaranteed by Design. Not tested in production.

Table 75. EEPROM data memory

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Operating voltage for EEPROM write/erase	-	2.4	-	5.5	V
t <sub>prog</sub>	Programming time for 1~32 bytes	T <sub>A</sub> =-40 to +85°C	_	5	10	ms
t <sub>ret</sub>	Data retention <sup>(1)</sup>	T <sub>A</sub> =+55°C <sup>(2)</sup>	20	_	-	years
N <sub>RW</sub>	Write erase cycles	T <sub>A</sub> =+25°C	300K <sup>(3)</sup>	_	_	cycles

- 1. Data based on reliability test results and monitored in production.
- 2. The data retention time increases when the  $T_A$  decreases.
- 3. Design target value pending full product characterization.

# 13.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

# 13.7.1 Functional EMS (Electro Magnetic Susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.



A device reset allows normal operations to be resumed. The test results are given in the *Table 76* based on the EMS levels and classes defined in application note AN1709.

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

Note: For more details, refer to the application note AN1015.

Symbol Level/Class **Parameter** Conditions Voltage limits to be applied on any I/O pin to  $V_{DD}=5V$ ,  $T_A=+25$ °C,  $f_{OSC}=8MHz$  $V_{FESD}$ 3B induce a functional disturbance conforms to IEC 1000-4-2 Fast transient voltage burst limits to be applied  $V_{DD}=5V$ ,  $T_A=+25$ °C,  $f_{OSC}=8MHz$ through 100pF on V<sub>DD</sub> and V<sub>DD</sub> pins to induce a 3B  $V_{FFTB}$ conforms to IEC 1000-4-4 functional disturbance

Table 76. Test results

# 13.7.2 Electro Magnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.



Unit Max vs. [f<sub>OSC</sub>/f<sub>CPU</sub>] **Monitored** Symbol **Parameter Conditions Frequency Band** 8/4MHz 16/8MHz 0.1 MHz to 30 MHz 9 17  $V_{DD} = 5V, T_A = +25^{\circ}C,$ 30 MHz to 130 MHz 31 36  $dB\mu V$ SO20 package, Peak level  $S_{\text{EMI}}$ 130 MHz to 1 GHz 25 27 conforming to SAE J 1752/3 SAE EMI Level 3.5 4

Table 77. Emission test

Note: Data based on characterization results, not tested in production.

# 13.7.3 Absolute maximum ratings (Electrical sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

Note: For more details, refer to the application note AN1181.

# **Electro-Static Discharge (ESD)**

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard.

Table 78. Absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human body model)	T <sub>A</sub> =+25°C	4000	٧

<sup>1.</sup> Data based on characterization results, not tested in production.

#### Static and dynamic latch-up

- **LU**: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard.
- **DLU**: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards.

Note: For more details, refer to the application note AN1181.



Table 79. Electrical sensitivities

Symbol	Parameter	Conditions	Class <sup>(1)</sup>
LU	Static latch-up class	T <sub>A</sub> =+25°C	Α
DLU	Dynamic latch-up class	V <sub>DD</sub> =5.5V, f <sub>OSC</sub> =4MHz, T <sub>A</sub> =+25°C	Α

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

# 13.8 I/O port pin characteristics


Table 80. General characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
V <sub>IL</sub>	Input low level voltage	_		V <sub>SS -</sub> 0.3	_	0.3 x V <sub>DD</sub>		
V <sub>IH</sub>	Input high level voltage	_		0.7 x V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>	_		_	400	_	mV	
Ι <sub>L</sub>	Input leakage current	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub>		_	_	±1	μА	
I <sub>S</sub>	Static current consumption induced by each floating input pin <sup>(3)</sup>	Floating input mode		-	400	_		
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(4)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	V <sub>DD</sub> =5V	50	120	250	kΩ	
			V <sub>DD</sub> =3V	_	160	_	K22	
C <sub>IO</sub>	I/O pin capacitance	-		-	5	-	pF	
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>(2)</sup>	C <sub>L</sub> =50pF Between 10% and 90%		-	25	_	ns	
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>(2)</sup>			_	25	_		
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>(5)</sup>	_		1	_	-	t <sub>CPU</sub>	

- 1. Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.
- 2. Data based on characterization results, not tested in production.
- Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see Figure 67). Static peak current value taken at a fixed V<sub>IN</sub> value, based on design simulation and technology characteristics, not tested in production. This value depends on V<sub>DD</sub> and temperature values.
- The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in *Figure 68*).
- To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.



Figure 67. Two typical applications with unused I/O Pin



Caution:

To avoid entering ICC mode unexpectedly during a reset, the ICCCLK pin must be pulled-up internally or externally during normal operation (external pull-up of 10k mandatory in noisy environment).

Note:

I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.




Table 81. Output driving current<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <i>Figure 72</i> )		I <sub>IO</sub> =+5mAT <sub>A</sub> -\$5°C T <sub>A</sub> ≥85°C		1.0 1.2	
		V <sub>DD</sub> =5V	I <sub>IO</sub> =+2mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.4 0.5	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see <i>Figure 74</i> )		I <sub>IO</sub> =+20mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		1.3 1.5	
			I <sub>IO</sub> =+8mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.75 0.85	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see <i>Figure 80</i> )		I <sub>IO</sub> =-5mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C	V <sub>DD</sub> -1.5 V <sub>DD</sub> -1.6		
			I <sub>IO</sub> =-2mAT <sub>A</sub> <b>\$</b> 5°C T <sub>A</sub> ≥85°C	V <sub>DD</sub> -0.8 V <sub>DD</sub> -1.0		
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <i>Figure 71</i> )	V <sub>DD</sub> =3.	I <sub>IO</sub> =+2mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.5 0.6	V
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time		I <sub>IO</sub> =+8mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.5 0.6	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time		I <sub>IO</sub> =-2mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C	V <sub>DD</sub> -0.8 V <sub>DD</sub> -1.0		
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <i>Figure 69</i> )		I <sub>IO</sub> =+2mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.6 0.7	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time		I <sub>IO</sub> =+8mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C		0.6 0.7	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 77)	V <sub>DD</sub> =2.7V	I <sub>IO</sub> =-2mAT <sub>A</sub> -\$5°C T <sub>A</sub> ≥85°C	V <sub>DD</sub> -0.9 V <sub>DD</sub> -1.0		

- 1. Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.
- The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 58: Current characteristics* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.
- The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in *Table 58: Current characteristics* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.
- 4. Not tested in production, based on characterization results.

Figure 69. Typical  $V_{OL}$  at  $V_{DD}$  = 2.4V (standard)




Figure 70. Typical  $V_{OL}$  at  $V_{DD}$  = 2.7V (standard)




Figure 71. Typical  $V_{OL}$  at  $V_{DD}$  = 3.3V (standard)




Figure 72. Typical  $V_{OL}$  at  $V_{DD}$  = 5V (standard)




Figure 73. Typical  $V_{OL}$  at  $V_{DD}$  = 2.4V (high-sink)




Figure 74. Typical  $V_{OL}$  at  $V_{DD}$  = 5V (high-sink)




Figure 75. Typical  $V_{OL}$  at  $V_{DD}$  = 3V (high-sink)




Figure 76. Typical  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 2.4V





Figure 77. Typical  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 2.7V



142/170

Figure 78. Typical  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 3V




Figure 79. Typical  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 4V




Figure 80. Typical  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 5V





Figure 81.  $V_{OL}$  vs.  $V_{DD}$  (standard I/Os)



DocID8349 Rev 7








Figure 82. Typical  $V_{OL}$  vs.  $V_{DD}$  (high-sink I/Os)





#### **Control pin characteristics** 13.9

Table 82. Asynchronous RESET Pin<sup>(1)</sup>

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage		-	V <sub>SS</sub> - 0.3	_	0.3xV <sub>DD</sub>	V
V <sub>IH</sub>	Input high level voltage		-	0.7xV <sub>D</sub>	-	V <sub>DD</sub> + 0.3	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>	-		_	2	_	V
V <sub>OL</sub>	Output low level voltage <sup>(3)</sup>	V <sub>DD</sub> =5V	I <sub>IO</sub> =+5mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C	_	0.5	1.0 1.2	V
			I <sub>IO</sub> =+2mAT <sub>A</sub> \$5°C T <sub>A</sub> ≥85°C	_	0.2	0.4 0.5	
R <sub>ON</sub>	Pull-up equivalent resistor <sup>(2)(4)</sup>	V <sub>DD</sub> =5V		20	40	80	kΩ
		V <sub>DD</sub> =3V		40	70	120	
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	Internal r	eset sources	_	30	_	μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time <sup>(5)</sup>		-	20	_	_	μs
t <sub>g(RSTL)in</sub>	Filtered glitch duration		-	_	200	_	ns

<sup>1.</sup> TA = -40°C to 85°C, unless otherwise specified.

<sup>2.</sup> Data based on characterization results, not tested in production.

- The I<sub>IO</sub> current sunk must always respect the absolute maximum rating and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.
- The R<sub>ON</sub> pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between V<sub>ILmax</sub> and V<sub>DD</sub>.
- To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below t<sub>h(RSTL)</sub>in can be ignored.

Figure 84. RESET pin protection when LVD is enabled





Figure 85. RESET pin protection when LVD is disabled



The reset network protects the device against parasitic resets.

The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).

Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the V<sub>IL</sub> max. level specified in *Table 82: Asynchronous RESET Pin*. Otherwise the reset will not be taken into account internally.

Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin is less than the absolute maximum value specified for I<sub>INJ(RESET)</sub> in *Table 58: Current characteristics*.

When the LVD is enabled, it is recommended not to connect a pull-up resistor or capacitor. A 10nF pull-down capacitor is required to filter noise on the reset line.

In case a capacitive power supply is used, it is recommended to connect a  $1M\Omega$  pull-down resistor to the RESET pin to discharge any residual voltage induced by the capacitive effect of the power supply (this will add  $5\mu A$  to the power consumption of the MCU).

Tips when using the LVD:



- 1. Check that all recommendations related to ICCCLK and reset circuit have been applied (see *Table 2: Device pin description*)
- 2. Check that the power supply is properly decoupled (100nF +  $10\mu$ F close to the MCU). Refer to AN1709 and AN2017. If this cannot be done, it is recommended to put a 100nF + 1M $\Omega$  pull-down on the RESET pin.
- 3. The capacitors connected on the RESET pin and also the power supply are key to avoid any startup marginality. In most cases, steps 1 and 2 above are sufficient for a robust solution. Otherwise: replace 10nF pull-down on the  $\overline{\text{RESET}}$  pin with a 5µF to 20µF capacitor."

Note: Please refer to Section 12.2.1: Illegal opcode reset for more details.

### 13.10 Communication interface characteristics

### 13.10.1 Serial peripheral interface (SPI)

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub> =	SPI clock frequency	Master f <sub>CPU</sub> = 8MHz	f <sub>CPU</sub> /128 = 0.0625	f <sub>CPU</sub> /4 = 2	
1/t <sub>c(SCK)</sub>	3F1 clock frequency	Slave f <sub>CPU</sub> = 8MHz	0	f <sub>CPU</sub> /2 = 4	MHz
t <sub>r(SCK)</sub>	SPI clock rise and fall time	-	see I/O po	ort pin description	
$t_{su(\overline{SS})}^{(2)}$	SS setup time <sup>(3)</sup>	Slave	(4 x T <sub>CPU</sub> ) +150	_	
$t_{h(\overline{SS})}^{(2)}$	SS hold time	Slave	120	_	
t <sub>w(SCKH)</sub>	SCK high and low time	Master Slave	100 90	_	
t <sub>su(MI)</sub> t <sub>su(SI)</sub>	Data input setup time	Master Slave	100 100	_	
t <sub>h(MI)</sub>	Data input hold time	Master Slave	100 100	_	ns
t <sub>a(SO)</sub>	Data output access time	Slave	0	120	
t <sub>dis(SO)</sub>	Data output disable time	Slave	_	240	
t <sub>v(SO)</sub>	Data output valid time	Slave (after	-	120	
t <sub>h(SO)</sub>	Data output hold time	enable edge)	0	_	
t <sub>v(MO)</sub>	Data output valid time	Master (after	-	120	
t <sub>h(MO)</sub>	Data output hold time	enable edge)	0	_	

Table 83. Serial peripheral interface (SPI)<sup>(1)</sup>

<sup>2.</sup> Data based on design simulation and/or characterization results, not tested in production.



<sup>1.</sup> Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

3. Depends on  $f_{CPU}$ . For example, if  $f_{CPU}$  = 8MHz, then  $T_{CPU}$  = 1/25ns and  $t_{SU(\overline{SS})}$  = 550ns

 $\overline{\rm SS}$  INPUT t<sub>su(SS)</sub> t<sub>c(SCK)</sub>  $t_{h(\overline{SS})}$ CPHA=0 CPOL=0 CPHA=0 CPOL=1  $\begin{matrix}t_{w(\text{SCKH})}\\t_{w(\text{SCKL})}\end{matrix}$ t<sub>a(SO)</sub> t<sub>v(SO)</sub> t<sub>dis(SO)</sub> tr(SCK) MISO <sub>OUTPUT</sub> BIT6 OUT LSB OUT (2)  $t_{h(SI)}$ MOSI INPUT MSB IN LSB IN

Figure 86. SPI slave timing diagram with CPHA =  $0^{(1)}$ 

- Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.
- When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.




Figure 87. SPI slave timing diagram with CPHA =  $1^{(1)}$ 

- Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.
- When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.




Figure 88. SPI master timing diagram<sup>(1)</sup>

- 1. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

### 13.11 10-Bit ADC characteristics

Table 84. 10-bit ADC characteristics<sup>(1)</sup>

Symbol	Parameter Conditions Min		Typ <sup>(2)</sup>	Max	Unit	
$f_{ADC}$	ADC clock frequency	-	_	_	4	MHz
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	_	$V_{SSA}$	_	$V_{DDA}$	V
R <sub>AIN</sub>	External input resistor	_	_	_	10 <sup>(4)</sup>	kΩ
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	6	-	pF
t <sub>STAB</sub>	Stabilization time after ADC enable		0 <sup>(5)</sup>		0	
	Conversion time (Sample+Hold)	f <sub>CPU</sub> =8MHz, f <sub>ADC</sub> =4MHz	3.5			μS
- Sample capacitor loading time - Hold conversion time					1/f <sub>ADC</sub>	
	Analog Part	_	_	_	1	mA
I <sub>ADC</sub>	Digital Part	_	_	_	0.2	IIIA

- 1. Subject to general operating condition for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.
- 2. Unless otherwise specified, typical data are based on  $T_A$ =25°C and  $V_{DD}$ - $V_{SS}$ =5V. They are given only as design guidelines and are not tested.
- 3. When  $V_{DDA}$  and  $V_{SSA}$  pins are not available on the pinout, the ADC refers to  $V_{DD}$  and  $V_{SS}$ .
- 4. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.



The stabilization time of the AD converter is masked by the first t<sub>LOAD</sub>. The first conversion after the enable is then always valid.

V<sub>DD</sub>
V<sub>T</sub>
0.6V

I10-Bit A/D
Conversion

C<sub>ADC</sub>
6pF
ST72XXX

Figure 89. Typical application with ADC

Table 85. ADC accuracy with  $V_{DD} = 5.0V$ 

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
E <sub>T</sub>	Total unadjusted error <sup>(2)</sup>		3	6	
E <sub>O</sub>	Offset error (2)		1.5	5	
E <sub>G</sub>	Gain Error (2)	f <sub>CPU</sub> =8MHz, f <sub>ADC</sub> =4MHz <sup>(1)</sup> , VDD=5.0V	2	4.5	LSB
E <sub>D</sub>	Differential linearity error <sup>(2)</sup>	GPU - ABO ,	2.5	4.5	
E <sub>L</sub>	Integral linearity error <sup>(2)</sup>		2.5	4.5	

- 1. Data based on characterization results over the whole temperature range, not tested in production.
- 2. Injecting negative current on any of the analog input pins significantly reduces the accuracy of any conversion being performed on any analog input.
  Analog pins can be protected against negative injection by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to the analog input pins.
  Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and Σ<sub>IINJ(PIN)</sub> in Section 13.8: I/O port pin characteristics does not affect the ADC accuracy.






Figure 90. ADC accuracy characteristics with amplifier disabled

- E<sub>T</sub>=Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
- **E**<sub>O</sub>=Offset Error: deviation between the first actual transition and the first ideal one.
- **E**<sub>G</sub>=Gain Error: deviation between the last ideal transition and the last actual one.
- E<sub>D</sub>=Differential Linearity Error: maximum deviation between actual steps and the ideal one.
- **E**<sub>L</sub>=Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




Figure 91. ADC accuracy characteristics with amplifier enabled

Note:

When the AMPSEL bit in the ADCDRL register is set, it is mandatory that  $f_{ADC}$  be less than or equal to 2 MHz (if  $f_{CPU}$ =8MHz, then SPEED=0, SLOW=1).

- **E**<sub>T</sub>=Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
- **E**<sub>O</sub>=Offset Error: deviation between the first actual transition and the first ideal one.
- **E**<sub>G</sub>=Gain Error: deviation between the last ideal transition and the last actual one.
- E<sub>D</sub>=Differential Linearity Error: maximum deviation between actual steps and the ideal one.
- **E**<sub>L</sub>=Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.



DocID8349 Rev 7




Figure 92. Amplifier noise vs voltage

Table 86. ADC characteristics<sup>(1)</sup>

Symbol	Parameter Conditions M		Min	Тур	Max	Unit
V <sub>DD(AMP)</sub>	Amplifier operating voltage	-	3.6	_	5.5	V
V	Amplifier input voltage <sup>(2)</sup>	V <sub>DD</sub> =3.6V	0	_	350	m\/
V <sub>IN</sub>	Ampilier input voltage	V <sub>DD</sub> =5V	0	_	500	
V <sub>OFFSET</sub>	Amplifier output offset voltage <sup>(3)</sup>	V <sub>DD</sub> =5V	_	200	-	mV
V	Step size for monotonicity <sup>(4)</sup>	V <sub>DD</sub> =3.6V	3.5	_	_	m\/
V <sub>STEP</sub>	Step size for monotonicity.	V <sub>DD</sub> =5V	4.89	_	_	IIIV
Linearity	Output voltage response	-		Lin	ear	
Gain factor	Amplified analog input gain <sup>(5)</sup>	_	_	8	-	-
Vmax	Output linearity max voltage	V <sub>INmax</sub> = 430mV,	_	3.65	3.94	V
Vmin	Output linearity min voltage	V <sub>DD</sub> =5V	_	200	_	mV

- 1. Data based on characterization results over the whole temperature range, not tested in production.
- 2. Please refer to the application note AN1830 for details of TE% vs  $V_{in}$ .
- 3. Refer to the offset variation in temperature below.
- 4. Monotonicity guaranteed if V<sub>IN</sub> increases or decreases in steps of min. 5mV.
- For precise conversion results, it is recommended to calibrate the amplifier at the following two points:

   offset at V<sub>INmin</sub> = 0V
   gain at full scale (for example V<sub>IN</sub>=430mV).

### 13.11.1 Amplifier output offset variation

The offset is quite sensitive to temperature variations. In order to ensure a good reliability in measurements, the offset must be recalibrated periodically i.e. during power on or whenever the device is reset depending on the customer application and during temperature variation. *Table 87* gives the typical offset variation over temperature.

Table 87. Typical offset variation over temperature

	Unit			
-45	-20	+25	+90	°C
-12	-7	_	+13	LSB



# 14 Package characteristics

## 14.1 Package mechanical data

Figure 93. 20-pin plastic small outline package, 300-mil width




Table 88. Small outline package characteristics

Dim.		mm			inches	
Dilli.	Min	Тур	Max	Min	Тур	Max
Α	2.35	-	2.65	0.093	-	0.104
A1	0.10	_	0.30	0.004	_	0.012
В	0.33	-	0.51	0.013	_	0.020
С	0.23	-	0.32	0.009	_	0.013
D <sup>(1)</sup>	12.60	-	13.00	0.496	_	0.512
E	7.40	-	7.60	0.291	_	0.299
е	-	1.27	-	_	0.050	-
н	10.00	-	10.65	0.394	_	0.419
h	0.25	-	0.75	0.010	_	0.030
α	0°	-	8°	0°	_	8°
L	0.40	- 1.27		0.016	-	0.050
			Number	of Pins		
N			2	0		

Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side

Figure 94. 20-pin plastic dual in-line package, 300-mil width

Table 89. Dual in-line package characteristics

Direc		mm			inches	
Dim.	Min	Тур	Max	Min	Тур	Max
Α	-	-	5.33	-	-	0.210
A1	0.38	-	_	0.015	-	-
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
С	0.20	0.25	0.36	0.008	0.010	0.014
D	24.89	26.16	26.92	0.980	1.030	1.060
D1	0.13	-	_	0.005	-	_
е	_	2.54	_	_	0.100	_
eB	_	-	10.92	_	-	0.430
E1	6.10	6.35	7.11	0.240	0.250	0.280
L	2.92	2.92 3.30 3.81		0.115	0.130 0.150	
			Number	of Pins		
N			2	0		

**Symbol** Ratings Value Unit Package thermal resistance SO20 125 °C/W R<sub>thJA</sub> (junction to ambient) DIP20 63 Maximum junction temperature<sup>(1)</sup> 150 °C  $T_{Jmax}$ Power dissipation<sup>(2)</sup> mW 500  $P_{Dmax}$ 

Table 90. Thermal characteristics

## 14.2 Soldering information

In accordance with the RoHS European directive, all STMicroelectronics packages have been converted to lead-free technology, named ECOPACK<sup>TM</sup>.

- ECOPACK<sup>TM</sup> packages are qualified according to the JEDEC STD-020C compliant soldering profile.
- Detailed information on the STMicroelectronics ECOPACK<sup>TM</sup> transition program is available on www.st.com/stonline/leadfree/, with specific technical Application notes covering the main technical aspects related to lead-free conversion (AN2033, AN2034, AN2035, AN2036).

#### **Backward and forward compatibility**

The main difference between Pb and Pb-free soldering process is the temperature range.

- ECOPACK<sup>TM</sup> TQFP, SDIP and SO packages are fully compatible with Lead (Pb) containing soldering process (see application note AN2034)
- TQFP, SDIP and SO Pb-packages are compatible with Lead-free soldering process, nevertheless it's the customer's duty to verify that the Pb packages maximum temperature (mentioned on the Inner box label) is compatible with their Leadfree soldering temperature.

Table 91. Soldering compatibility (wave and reflow soldering process)

Package	Plating material devices	Pb solder paste	Pb-free solder paste
SDIP & PDIP	Sn (pure Tin)	Yes	Yes <sup>(1)</sup>
TQFP and SO	NiPdAu (Nickel-palladium-Gold)	Yes	Yes <sup>(1)</sup>

Assemblers must verify that the Pb-package maximum temperature (mentioned on the Inner box label) is compatible with their Lead-free soldering process.



<sup>1.</sup> The maximum chip-junction temperature is based on technology characteristics.

<sup>2.</sup> The maximum power dissipation is obtained from the formula  $P_D = (T_J - T_A) / R_{thJA}$ . The power dissipation of an application can be defined by the user with the formula:  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chip internal power  $(I_{DD}xV_{DD})$  and  $P_{PORT}$  is the port power dissipation depending on the ports used in the application.

## 15 Device configuration

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (FASTROM).

ST7FLITE2 devices are FLASH versions. ST7PLITE2 devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory programmed FLASH devices.

ST7FLITE2 devices are shipped to customers with a default program memory content (FFh), while FASTROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the FASTROM devices are factory configured.

## 15.1 Option bytes

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes can be accessed only in programming mode (for example using a standard ST7 programming tool).

### 15.1.1 Option byte 0

- OPT7 = Reserved, must always be 1
- OPT6:4 = **OSCRANGE[2:0]** Oscillator range
  When the internal RC oscillator is not selected (Option OSC=1), these option bits select
  the range of the resonator oscillator current source or the external clock source.

				OSCRANGE	
			2	1	0
	LP	1~2MHz	0	0	0
Typ. frequency range with	MP	2~4MHz	0	0	1
	MS	4~8MHz	0	1	0
Resonator	HS	8~16MHz	0	1	1
	VLP	32.768kHz	1	0	0
External	on OSC1		1	0	1
Clock source: CLKIN	on PB4		1 1		1
	Reserved		1	1	0

Table 92. Option bytes values

Note:

When the internal RC oscillator is selected, the OSCRANGE option bits must be kept at their default value in order to select the 256 clock cycle delay (see Section 7.5: Reset sequence manager (RSM)).

OPT3:2 = SEC[1:0] Sector 0 size definition
 These option bits indicate the size of sector 0 according to Table 93.



Table 93. Size definition

Sector 0 size	SEC1	SEC0
0.5k	0	0
1k	0	1
2k	1	0
4k	1	1

#### OPT1 = FMP\_R Read-out protection

Read-out protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP\_R option is selected will cause the whole memory to be erased first and the device can be reprogrammed. Refer to the ST7 Flash Programming Reference Manual and Section 4.5: Memory protection for more details

0: Read-out protection off

- 1: Read-out protection on
- OPT0 = **FMP\_W** Flash write protection

This option indicates if the Flash program memory is write protected.

0: Write protection off

1: Write protection on

Warning: When this option is selected, the program memory (and the option bit itself) can never be erased or programmed again.

Table 94. Option byte default values

	7		Option byte 0					7		C	Option	byte 1			0	
	Res.	os	CRAN 2:0	GE	SEC 1	SEC 0	FMP R	FMP W	PLL x4x8	PLL OFF	PLL32 OFF	OSC	LVD 1	LVD 0	WDG SW	WDG HAL T
Default Value	1	1	1	1	1	1	0	0	1	1	1	0	1	1	1	1



#### 15.1.2 Option byte 1

- OPT7 = PLLx4x8 PLL Factor selection.
  - 0: PLLx4
  - 1: PLLx8
- OPT6 = **PLLOFF** PLL disable
  - 0: PLL enabled
  - 1: PLL disabled (by-passed)
- OPT5 = PLL32OFF 32MHz PLL disable
  - 0: PLL32 enabled
  - 1: PLL32 disabled (by-passed)
- OPT4 = OSC RC Oscillator selection
  - 0: RC oscillator on
  - 1: RC oscillator off

Note:

1% RC oscillator available on ST7LITE25 and ST7LITE29 devices only

If the RC oscillator is selected, then to improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the  $V_{DD}$  and  $V_{SS}$  pins as close as possible to the ST7 device.

OPT3:2 = LVD[1:0] Low voltage detection selection
 These option bits enable the LVD block with a selected threshold as shown in Table 95.

Table 95. LVD threshold configuration	Table 95.	LVD	threshold	configuration
---------------------------------------	-----------	-----	-----------	---------------

Configuration		LVD0
LVD Off	1	1
Highest Voltage Threshold (-4.1V)		0
Medium Voltage Threshold (-3.5V)		1
Lowest Voltage Threshold (-2.8V)	0	0

OPT1 = WDG SW Hardware or Software Watchdog

This option bit selects the watchdog type.

- 0: Hardware (watchdog always enabled)
- 1: Software (watchdog to be enabled by software)
- OPT0 = WDG HALT Watchdog Reset on HALT

This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

- 0: No Reset generation when entering HALT mode
- 1: Reset generation when entering HALT mode

Operating conditions				Option bits		s
V <sub>DD</sub> range	Clock Source	PLL	Typ f <sub>CPU</sub>	osc	PLLOFF	PLLx4x8
		off	0.7MHz @3V	0	1	1
	Internal RC 1% <sup>(1)</sup>	x4	2.8MHz @3V	0	0	0
2.4V - 3.3V		x8	-	-	-	-
2.40 - 3.30	External clock or oscillator	off	0-4MHz	1	1	1
	(depending on OPT6:4 selection)	x4	4MHz	1	0	0
		x8	-	-	-	-
			1MHz @5V	0	1	1
3.3V - 5.5V	Internal RC 1% <sup>(1)</sup>	x4	-	_	_	-
		x8	8MHz @5V	0	0	1
	External clock or oscillator (depending on OPT6:4	off	0-8MHz	1	1	1
		x4	_	_	_	_
	selection)	x8	8 MHz	1	0	1

Table 96. List of valid option combinations

Note: For further information, see clock management block diagram in Figure 13.

## 15.2 Device ordering information and transfer of customer code

Customer code is made up of the FASTROM contents and the list of the selected options (if any).

The FASTROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh. The selected options are communicated to STMicroelectronics using the correctly completed Option list appended on *Table 98: ST7LITE2 FASTROM microcontroller option list*.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

<sup>1.</sup> Configuration available on ST7LITE25 and ST7LITE29 devices only

Table 97. Supported part numbers

Part number	Program memory (Bytes)	RAM (Bytes)	Data EEPROM (Bytes)	Temp. range	Package
ST7FLITE20F2B6		384	_	-40 °C to +85 °C	DIP20
ST7FLITE20F2M6	8K Flash				SO20
ST7FLITE25F2B6			_		DIP20
ST7FLITE25F2M6					SO20
ST7FLITE29F2B6			256		DIP20
ST7FLITE29F2M6					SO20
ST7FLITE29F2M7					-40 °C to +105 °C
ST7PLITE20F2B6					DIP20
ST7PLITE20F2M6			_		SO20
ST7PLITE25F2B6	8K FASTROM	204		40 °C to 105 °C	DIP20
ST7PLITE25F2M6		384	_	-40 °C to +85 °C	SO20
ST7PLITE29F2B6			050		DIP20
ST7PLITE29F2M6			256		SO20

Note: Contact ST sales office for product availability.



#### Table 98. ST7LITE2 FASTROM microcontroller option list

Address		
Contact Phone No Reference/FASTROM code (assigned by STMicroelectro FASTROM code must be sent in .S19 formatHex exter	•	
Device Type/Memory Size/Package (check only on	e option):	
FASTROM device	8K	
SO20:	[]ST7PLITE20F2M6	
	[] ST7PLITE25F2M6	
	[] ST7PLITE29F2M6	
	[] ST7FLITE29F2M7	
DIP20:	[] ST7PLITE20F2B6	
	[] ST7PLITE25F2B6	
	[] ST7PLITE29F2B6	
Note: Addresses 1000h, 1001h, FFDEh and RCCR0 and RCCR1 (see Section 7.1.  Conditioning (do not specify for DIP package)	FFDFh are reserved areas for ST to program Internal RC oscillator adjustment).	
[] Tape & Reel[] Tube		
Special marking: [] No [] Yes ""		
Authorized characters are letters, digits, '.', '-', '/' and spa	ces only.	
Maximum character count:		
DIP20/S020 (8 char. max) :		
Watchdog Selection:[] Software Activation[] Hardware Activation		
Watchdog Reset on HALT:[ ] Reset[ ] No Reset		
LVD Reset[] Disabled[] Enabled		
[] Highest threshold [] Medium threshold		
[] Lowest threshold		
Sector 0 size:[] 0.5K[] 1K [] 2K[] 4K		
Read-out Protection:[] Disabled[] Enabled		
FLASH write Protection:[ ] Disabled[ ] Enabled		
Clock Source Selection:[] Resonator:		
[] VLP: Very Low power resonator (32 to 100 kHz)		

Note: Not all configurations are available. See Table 96 for authorized option byte combinations.

[] LP: Low power resonator (1 to 2 MHz)
[] MP: Medium power resonator (2 to 4 MHz)
[] MS: Medium speed resonator (4 to 8 MHz)
[] HS: High speed resonator (8 to 16 MHz)

[] External Clock:



[] On OSC1

### 15.3 Development tools

STMicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtained from the STMicroelectronics Internet site: http://www.st.com.

Tools from these manufacturers include C compliers, evaluation tools, emulators and programmers.

#### **Emulators**

Two types of emulators are available from ST for the ST7LITE2 family (refer to *Table 99*):

- ST7 DVP3 entry-level emulator offers a flexible and modular debugging and programming solution. SO20 packages need a specific connection kit.
- ST7 EMU3 high-end emulator is delivered with everything (probes, TEB, adapters etc.) needed to start emulating the ST7LITE2. To configure it to emulate other ST7 subfamily devices, the active probe for the ST7EMU3 can be changed and the ST7EMU3 probe is designed for easy interchange of TEBs (Target Emulation Board).

#### In-circuit debugging kit

Two configurations are available from ST:

- ST7FLIT2-IND/USB: Low-cost In-Circuit Debugging kit from Softec Microsystems. Includes STX-InDART/USB board (USB port) and a specific demo board for ST7FLITE29 (DIP16) (a promotion package of 15 STFLIT2-IND/USB can be ordered with the following order code: STFLIT2-IND/15)
- STxF-INDART/USB (a promotion package of 15 STxF-INDART/USB can be ordered with the following order code: STxF-INDART)

#### Flash programming tools

- ST7-STICK ST7 In-circuit Communication Kit, a complete software/hardware package for programming ST7 Flash devices. It connects to a host PC parallel port and to the target board or socket board via ST7 ICC connector.
- ICC Socket Boards provide an easy to use and flexible means of programming ST7
  Flash devices. They can be connected to any tool that supports the ST7 ICC interface,
  such as ST7 EMU3, ST7-DVP3, inDART, ST7-STICK, or many third-party development
  tools.

#### **Evaluation boards**

One evaluation tool is available from ST:

ST7FLIT2-COS/COM: STReal time starter kit from Cosmic software.



Table 99. STMicroelectronics development tools

		Emulation			Programming
Supported Products	ST7 DVP3 Series		ST7 EMU3 series		ICC Sooket
Products	Emulator	Connection kit	Emulator	Active Probe & T.E.B.	ICC Socket Board
ST7FLITE20 ST7FLITE25 ST7FLITE29	ST7MDT10-DVP3	ST7MDT10-20/ DVP	ST7MDT10-EMU3	ST7MDT10-TEB	ST7SB10/123 <sup>(1)</sup>

<sup>1.</sup> Add suffix /EU, /UK, /US for the power supply of your region.

# 15.4 Application notes

Table 100. ST7 application notes

Identification	Description			
Application examples				
AN1658	Serial Numbering Implementation			
AN1720	Managing the Read-out Protection in Flash Microcontrollers			
AN1755	A High Resolution/Precision thermometer using ST7 and NE555			
AN1756	Choosing a DALI Implementation Strategy with ST7DALI			
AN1812	A High Precision, Low Cost, Single Supply ADC for Positive and Negative Input Voltages			
Example drivers				
AN 969	SCI Communication Between ST7 and PC			
AN 970	SPI Communication Between ST7 and EEPROM			
AN 971	I <sup>2</sup> C Communication Between ST7 and M24Cxx EEPROM			
AN 972	ST7 Software SPI Master Communication			
AN 973	SCI Software Communication with a PC Using ST72251 16-Bit Timer			
AN 974	Real Time Clock with ST7 Timer Output Compare			
AN 976	Driving a Buzzer Through ST7 Timer PWM Function			
AN 979	Driving An Analog Keyboard with the ST7 ADC			
AN 980	ST7 Keypad Decoding Techniques, Implementing wakeup on Keystroke			
AN1017	Using the ST7 Universal Serial Bus Microcontroller			
AN1041	Using ST7 PWM Signal to Generate Analog Output (Sinusoïd)			
AN1042	ST7 Routine for I <sup>2</sup> C Slave Mode Management			
AN1044	Multiple Interrupt Sources Management for ST7 MCUs			
AN1045	ST7 S/W Implementation of I <sup>2</sup> C Bus Master			
AN1046	UART Emulation Software			
AN1047	Managing Reception Errors with the ST7 SCI Peripherals			



Table 100. ST7 application notes (continued)

Identification	Description
AN1048	ST7 Software LCD Driver
AN1078	PWM Duty Cycle Switch Implementing True 0% & 100% Duty Cycle
AN1082	Description of the ST72141 Motor Control Peripherals Registers
AN1083	ST72141 BLDC Motor Control Software and Flowchart Example
AN1105	ST7 pCAN Peripheral Driver
AN1129	PWM Management for BLDC Motor Drives Using the ST72141
AN1130	An Introduction to Sensorless Brushless DC Motor Drive applications with the ST72141
AN1148	Using the ST7263 for Designing a USB Mouse
AN1149	Handling Suspend Mode on a USB Mouse
AN1180	Using the ST7263 Kit to Implement a USB Game Pad
AN1276	BLDC Motor Start Routine for the ST72141 Microcontroller
AN1321	Using the ST72141 Motor Control MCU in Sensor Mode
AN1325	Using the ST7 USB LOW-SPEED Firmware V4.x
AN1445	Emulated 16 bit slave SPI
AN1475	Developing an ST7265X Mass Storage Application
AN1504	Starting a PWM Signal Directly at High Level using the ST7 16-Bit timer
AN1602	16-bit timing operations using ST7262 or ST7263B ST7 USB MCUs
AN1633	Device Firmware Upgrade (DFU) implementation in ST7 non-USB applications
AN1712	Generating a high resolution sinewave using ST7 PWMART
AN1713	SMBus Slave Driver for ST7 I2C Peripherals
AN1753	Software UART using 12-bit ART
AN1947	ST7MC PMAC Sine Wave Motor Control Software Library

### General purpose

AN1476	Low Cost Power Supply for Home Appliances
AN1526	ST7FLITE0 Quick Reference Note
AN1709	EMC Design for ST Microcontrollers
AN1752	ST72324 Quick Reference Note

### **Product evaluation**

AN 910	Performance Benchmarking
AN 990	ST7 Benefits Versus Industry Standard
AN1077	Overview of Enhanced CAN Controllers for ST7 and ST9 MCUs
AN1086	U435 Can-Do Solutions for Car Multiplexing
AN1103	Improved B-EMF detection for Low Speed, Low Voltage with ST72141
AN1150	Benchmark ST72 Vs PC16

### Table 100. ST7 application notes (continued)

Identification	Description
AN1151	Performance Comparison Between ST72254 & PC16F876
AN1278	LIN (Local Interconnect Network) Solutions
Product Migratio	on
AN1131	Migrating applications from ST72511/311/214/124 to ST72521/321/324
AN1322	Migrating an application from ST7263 Rev.B to ST7263B
AN1365	Guidelines for migrating ST72C254 applications to ST72F264

How to use ST7MDT1-TRAIN with ST72F264

guidelines for migrating st7lite1x applications to st7flite1xb

#### **Product Optimization**

AN1604

AN2200

AN 982	Using ST7 with Ceramic Resonator
AN1014	How to Minimize the ST7 Power Consumption
AN1015	SOFTWARE TECHNIQUES FOR IMPROVING MICROCONTROLLER EMC PERFORMANCE
AN1040	Monitoring the Vbus Signal for USB Self-Powered Devices
AN1070	ST7 Checksum Self-Checking Capability
AN1181	Electrostatic Discharge Sensitive Measurement
AN1324	Calibrating the RC Oscillator of the ST7FLITE0 MCU using the MAINS
AN1502	Emulated Data EEPROM with ST7 HDFlash Memory
AN1529	Extending the current & voltage capability on the ST7265 VDDF Supply
AN1530	Accurate timebase for low-cost ST7 applications with internal RC oscillator
AN1605	Using an active RC to wakeup the ST7LITE0 from power saving mode
AN1636	UNDERSTANDING AND MINIMIZING ADC CONVERSION ERRORS
AN1828	PIR (Passive Infrared) Detector using the ST7FLITE05/09/SUPERLITE
AN1946	SENSORLESS BLDC MOTOR CONTROL AND BEMF SAMPLING METHODS WITH ST7MC
AN1953	PFC FOR ST7MC STARTER KIT
AN1971	ST7LITE0 MICROCONTROLLED BALLAST

#### **Programming and Tools**

AN 978	ST7 Visual DeVELOP Software Key Debugging Features
AN 983	Key Features of the Cosmic ST7 C-Compiler Package
AN 985	Executing Code In ST7 RAM
AN 986	Using the Indirect Addressing Mode with ST7
AN 987	ST7 Serial Test Controller Programming
AN 988	Starting with ST7 Assembly Tool Chain
AN 989	Getting Started with the ST7 Hiware C Toolchain



Table 100. ST7 application notes (continued)

Identification	Description	
AN1039	ST7 Math Utility Routines	
AN1064	Writing Optimized Hiware C Language for ST7	
AN1071	Half duplex USB-to-Serial Bridge using the ST72611 USB Microcontroller	
AN1106	Translating Assembly Code From HC05 to ST7	
AN1179	Programming ST7 Flash Microcontrollers In Remote ISP Mode (In-Situ Programming)	
AN1446	Using the ST72521 Emulator to Debug a ST72324 Target Application	
AN1477	Emulated Data EEPROM with Xflash Memory	
AN1478	Porting an ST7 Panta Project to Codewarrior IDE	
AN1527	Developing a USB Smartcard Reader with ST7SCR	
AN1575	On-Board Programming Methods for XFLASH and HDFLASH ST7 MCUs	
AN1576	In-Application Programming (IAP) drivers for ST7 HDFlash or XFlash MCUs	
AN1577	Device Firmware Upgrade (DFU) implementation for ST7 USB applications	
AN1601	Software Implementation for ST7DALI-EVAL	
AN1603	Using the ST7 USB Device Firmware Upgrade Development Kit (DFU-DK)	
AN1635	ST7 Customer ROM Code Release Information	
AN1754	Data Logging Program for Testing ST7 Applications via ICC	
AN1796	Field updates for Flash Based ST7 Applications using a PC COMM Port	
AN1900	HARDWARE IMPLEMENTATION FOR ST7DALI-EVAL	
AN1904	ST7MC three-phase AC Induction Motor Control Software Library	
AN1905	ST7MC three-phase BLDC Motor Control Software Library	

### **System Optimization**

AN1711	software techniques for compensating st7 adc errors		
AN1827	Implementation of SIGMA-DELTA ADC with ST7FLITE05/09		
AN2009	PWM Management for 3-Phase BLDC Motor Drives using the ST7FMC		
AN2030	Back EMF Detection during PWM on time by ST7MC		

## 16 Important notes

#### 16.1 Execution of BTJX instruction

When testing the address \$FF with the "BTJT" or "BTJF" instructions, the CPU may perform an incorrect operation when the relative jump is negative and performs an address page change.

To avoid this issue, including when using a C compiler, it is recommended to never use address \$00FF as a variable (using the linker parameter for example).

## 16.2 ADC conversion spurious results

Spurious conversions occur with a rate lower than 50 per million. Such conversions happen when the measured voltage is just between 2 consecutive digital values.

#### Workaround

A software filter should be implemented to remove erratic conversion results whenever they may cause unwanted consequences.

### 16.3 A/D converter accuracy for first conversion

When the ADC is enabled after being powered down (for example when waking up from HALT, ACTIVE-HALT or setting the ADON bit in the ADCCSR register), the first conversion (8-bit or 10-bit) accuracy does not meet the accuracy specified in the datasheet.

#### Workaround

In order to have the accuracy specified in the datasheet, the first conversion after a ADC switch-on has to be ignored.

## 16.4 Negative injection impact on ADC accuracy

Injecting a negative current on an analog input pins significantly reduces the accuracy of the AD Converter. Whenever necessary, the negative injection should be prevented by the addition of a Schottky diode between the concerned I/Os and ground.

Injecting a negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to ADC channel in use.

## 16.5 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag or interrupt mask is being cleared, the CC register may be corrupted.

#### **Concurrent interrupt context**

The symptom does not occur when the interrupts are handled normally, i.e. when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine.
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine.
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled.

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request

Ex:

SIM

reset flag or interrupt mask

RIM

## 16.6 Using PB4 as external interrupt

PB4 cannot be used as an external interrupt in HALT mode because the port pin PB4 is not active in this mode.

## 16.7 Timebase 2 interrupt in slow mode

Timebase 2 interrupt is not available in slow mode.



# 17 Revision history

Table 101. Revision history

Date	Revision	Description of changes
30-Aug-2004	3	Updated Figure 62. Typical IDD in WAIT vs. fCPU with correct data Added data for Fcpu @ 1MHz into Section 13.4.1 Supply Current table.  EnabledProgramming Capability for EMU3, Table 26 Reset delay in section 11.1.3 on page 53 changed to 30µs Altered note 1 for section 13.2.3 on page 94 removing references to RESET Removed sentence relating to an effective change only after overflow for CK[1:0], page 61 MOD00 replaced by 0Ex in Figure 37 on page 58 Added Note 2 related to Exit from Active Halt, section 11.2.5 on page 60 Changed section 11.4.2 on page 71 Changed section 11.4.3 on page 74 Added illegal opcode detection to page 1, section 7.6 on page 30, section 12 on page 87 Clarification of Flash Readout protection, section 4.5.1 on page 14 Added note 4 and description relating to Total Percentage in Error and Amplifier Output Offset Variation to the ADC Characteristics subsection and table, page 120 Added note 5 and description relating to Offset Variation in Temperature to ADC Characteristics subsection and table, page 120 f <sub>PLL</sub> value of 1MHz quoted as Typical instead of a Minimum in section 13.4.1 on page 97 Updated f <sub>SCK</sub> in section 13.10.1 on page 115 to f <sub>CPU</sub> /4 and f <sub>CPU</sub> /2 Correctedf <sub>CPU</sub> in SLOW and SLOW WAIT modes in section 13.4.1 on page 101 Max values updated for ADC Accuracy, page 118 Socket Board development kit details added in Table 27 on page 126 Notes indicating that PB4 cannot be used as an external interrupt in HALT mode, section 16.6 on page 132 and Section 8.3 PERIPHERAL INTERRUPTS  -Removed "optional" referring to V <sub>DD</sub> in Figure 5 on page 13 -Changed FMP_R option bit description in section 15.1 on page 124 -Added "CLEARING ACTIVE INTERRUPTS OUTSIDE INTERRUPT ROUTINE" on page 132



Table 101. Revision history (continued)

Date	Revision	Description of changes
07-Jul-2006	4	Added 300K read/write cycles for EEPROM on first page Updated Section 4.4 on page 22 and modified note 5 and Figure 5 Added note 2 in External interrupt control register (EICR) on page 41 and changed External interrupt function on page 64 Modified read operation section in Memory access on page 25 Added note to Section 7.1 on page 34 Modified one note in Section 7.1 on page 34 Modified Table on page 38 Added note on illegal opcode reset to Section 7.5.1 on page 39 Added note to Section 7.6.1 on page 41 Changed note below Figure 8 on page 27 and the last paragraph of Access error handling on page 27 In Section 11.2.6 on page 80, modified description of OE bits in the PVMCR register (added "after an overflow event"). Added important note to Section on page 94 Changed Section 13.2.1 on page 117 (f <sub>OSC</sub> or f <sub>CLKIN</sub> replaced by f <sub>CPU</sub> and frequency values changed accordingly) Added note 1 and modified note 3 in Section on page 113 and Section on page 122 and changed table titles Added Crystal and Ceramic Resonator Oscillators on page 120 Changed I <sub>S</sub> value and note 2 in Section 12.7.1 on page 127 Updated Section 14.2 on page 138 Changed notes 1 and 2 to Table 89 on page 152 and added R <sub>thJA</sub> value for DIP20 package Changed Figure 84, Figure 85 on page 144 (and notes) and removed EMC protection circuitry in Figure 85 on page 144 (device works correctly without these components) Added note 2 to opt 4 (option byte 2) in Section 15.1 on page 154 Modified Section 15.3 on page 160 Added Section 16.7 on page 62 Modified Section 15.3 on page 160 Added Section 9.6.1 on page 64 Changed Drift reset value in Table 3 on page 17 Replaced bit1 by bit2 for AWUF bit in AWUCSR description in Section 9.6.1 on page 64 Changed Order of Section and Section on page 87 and removed two paragraphs before Section 11.3.4 on page 88 Added note 3 to Section 12.9 on page 137: changed t <sub>h(MO)</sub> and t <sub>h(MO)</sub> , as well as t <sub>h(MO)</sub> and t <sub>h(MO)</sub> , as well as t <sub>h(MO)</sub> and t <sub>h(MO)</sub> , as well as t <sub>h(MO)</sub> and t <sub>h(MO)</sub> , as well as t <sub>h(MO)</sub> and t <sub>h(MO)</sub> , as wel




Table 101. Revision history (continued)

Date	Revision	Description of changes
25-Jun-2013	5	Added Temperature range in <i>Features</i> .  Added ST7FLITE29F2M to <i>Table 97: Supported part numbers</i> and <i>Table 98: ST7LITE2 FASTROM microcontroller option list</i> .
31-Jul-2013	6	Added a second Temperature range in <i>Features</i> .  Updated the Operating temperature row in <i>Table 1: Device summary</i> .  Updated the Temp. range column in front of ST7FLITE29F2M in <i>Table 97: Supported part numbers</i> .
07-Jan-2014	7	Added note (1) on Table 88: Small outline package characteristics



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com





## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management IC Development Tools category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

EVAL-ADM1060EBZ EVAL-ADM1073MEBZ EVAL-ADM1166TQEBZ EVAL-ADM1166TQEBZ EVAL-ADM1166TQEBZ EVAL-ADM1168LQEBZ EVAL-ADM1171EBZ EVAL-ADM1276EBZ EVB-EN5319QI EVB-EN5365QI EVB-EN6347QI EVB-EP5348UI MIC23158YML EV MIC23451-AAAYFL EV MIC5281YMME EV 124352-HMC860LP3E ADM00513 ADM8611-EVALZ ADM8612-EVALZ ADM8613-EVALZ ADP1046ADC1-EVALZ ADP1055-EVALZ ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP160UJZ-REDYKIT ADP166UJ-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1754-1.5-EVALZ ADP1878-1.0-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1876-EVALZ ADP1879-1.0-EVALZ ADP1882-1.0-EVALZ ADP1883-0.6-EVALZ ADP197CB-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.2-EVALZ ADP2102-1.25-EVALZ ADP2102-1.25-EVALZ ADP2102-1.2-EVALZ ADP2102-1.875EVALZ