

STFU13N80K5

N-channel 800 V, 0.37 Ω typ., 12 A MDmesh™ K5 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	lο	Ртот
STFU13N80K5	800 V	0.45 Ω	12 A	35 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STFU13N80K5	13N80K5	TO-220FP ultra narrow leads	Tube

Contents STFU13N80K5

Contents

1	Electrical ratings3				
2	Electric	al characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	cuit	9		
4	Packag	e information	10		
	4.1	TO-220FP ultra narrow leads package information	10		
5	Revisio	n history	12		

STFU13N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate source voltage	±30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	12	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	7.6	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	48	Α
P _{TOT}	Total dissipation at T _C = 25 °C	35	W
I _{AS}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{jmax})	4	Α
Eas	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	148	mJ
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C)	al 2500	
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	-55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Parameter Value	
R _{thj-case}	Thermal resistance junction-case	3.57	°C/W
R _{thj-amb} Thermal resistance junction-ambient 62.5		C/VV	

⁽¹⁾Limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq$ 12 A, di/dt \leq 100 A/ μ s, V_{DS(peak)} \leq V(BR)DSS.

 $^{^{(4)}}V_{SD} \le 640 \text{ V}.$

Electrical characteristics STFU13N80K5

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zero gate voltage	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 6 A		0.37	0.45	Ω

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	870	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	ı	50	ı	pF
Crss	Reverse transfer capacitance	Ves = 0 V	1	2	ı	pF
$C_{o(tr)}$ ⁽¹⁾	Equivalent output capacitance	V 0 V V 0 to 640 V	-	110	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0 V, V _{DS} = 0 to 640 V		43		pF
R _G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	1	5	ı	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 12 \text{ A},$	ı	29	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 16: "Test circuit for	-	7	ı	nC
Q_{gd}	Gate-drain charge	gate charge behavior")	-	18	-	nC

Notes

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS} .

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 6 \text{ A},$	ı	16	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 15: "Test circuit for	ı	16	ı	ns
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	42	-	ns
t f	Fall time	and Figure 20: "Switching time waveform")	-	16	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		14	Α
I _{SDM}	Source-drain current (pulsed)		ı		56	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	1		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	406		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 17: "Test circuit for	ı	5.7		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	1	28		Α
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	600		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 17: "Test circuit for	-	7.9		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	26		Α

Notes:


Table 8: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_D = 0 \text{ A}$	30	-	1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics AM15690v1 ID (A) VGS=11V **1**0V 30 9V 25 20 8V 15 10 7V 5 6V 0 20 VDS(V)










STFU13N80K5 Electrical characteristics


Figure 9: Source-drain diode forward characteristics (V) TJ=-50°C 0.9 0.8 TJ=25°C 0.7 TJ=150°C 0.6 0.5 2 4 6 8 10 ISD(A)

Figure 10: Normalized gate threshold voltage vs temperature AM15696v1 VGS(th) (norm ID=100μA 1.2 0.8 0.6 0.4 0.2 -100 -50 50 100 150 TJ(°C)









STFU13N80K5 Test circuit

3 Test circuit

Figure 15: Test circuit for resistive load switching times

Figure 16: Test circuit for gate charge behavior


12 V 47 KQ 11 KQ


Vos 1 1 KQ


Vos 1 1 KQ

Vos 1 1 KQ

AM01469v1







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP ultra narrow leads package information

В ω F1(x3)D G1 Ε 8576148_

Figure 21: TO-220FP ultra narrow leads package outline

Table 9: TO-220FP ultra narrow leads mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
Е	0.45		0.60
F	0.65		0.75
F1	-		0.90
G	4.95		5.20
G1	2.40	2.54	2.70
Н	10.00		10.40
L2	15.10		15.90
L3	28.50		30.50
L4	10.20		11.00
L5	2.50		3.10
L6	15.60		16.40
L7	9.00		9.30
L8	3.20		3.60
L9	-		1.30
Dia.	3.00		3.20

Revision history STFU13N80K5

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
08-Oct-2015	1	Initial release
14 Jul 2017	2	Modified Figure 7: "Static drain-source on-resistance ".
14-Jul-2017		Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B DMN1006UCA6-7